MIPS scores software support for its processors
MIPS scores software support for its processors
By David Lammers, EE Times
January 22, 2002 (9:01 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020111S0032
AUSTIN, Texas Both Microsoft Corp. and Metrowerks Inc. announced this week that their software products would support the MIPS microprocessors of MIPS Technologies Inc. Microsoft announced at the Consumer Electronics Show in Las Vegas that its Windows CE.Net operating system supports both 32-bit and 64-bit MIPS architectures and cores. MIPS processors dominate the digital cable set-top box market, which Gartner Dataquest predicts will double from 40 million units this year to 93 million in 2005. Many digital cameras, DVD players, broadband modems, and other consumer products have been built around 32-bit MIPS processors. Kevin Meyer, vice president of marketing at MIPS Technologies (Mountain View, Calif.), said that 64-bit architectures will become more attractive as secure information access for e-commerce and high-resolution graphics for entertainment become more important, prompting the evolution of some digital consumer product s from 32 to 64 bits. Microsoft's CE.Net currently supports only one 64-bit architecture: MIPS, Meyer noted. Metrowerks (Austin, Texas), an independently operated subsidiary of Motorola Inc., announced Version 4.0 of its CodeWarrior integrated development environment (IDE) for embedded systems based on MIPS processors. The CodeWarrior IDE supports the MIPS32 instruction set, as well as MIPS processors from Integrated Device Technology, LSI Logic, NEC and PMC-Sierra. The CodeWarrior for the MIPS toolset includes a new compiler, and sells for $4,995. When Metrowerks was acquired by Motorola three years ago, several analysts were concerned that the company would drop its support for non-Motorola processor architectures. That proved not to be the case, particularly as Motorola has de-emphasized its M-core 32-bit architecture project.
Related Semiconductor IP
- V-by-One Verification IP
- AI model compression IP
- Hardware compressed memory IP for CXL devices and chip-to-chip links
- Hardware link (de)compression IP for die-to-die, chip-to-chip, and DRAM interfaces
- LZ4-compatible hardware compressor and decompressor IP
Related News
- MIPS Expands RISC-V Ecosystem Support to to Enable Early Software Development for Multi-threaded Cores
- Wave Computing's MIPS Processors Power 80% of Today's ADAS-Enabled Automobiles
- MIPS Selects Imperas for Advanced Verification of High-Performance RISC-V Application-class Processors
- Igniting Innovation: Siemens EDA launches Cre8Ventures in support of the EU Chips Act
Latest News
- TSMC Boosts 2026 Expansion Budget, Adds $100B to U.S. Investment
- ZeroPoint Technologies Announces ZeroStream
- TSMC Reports Second Quarter EPS of NT$27.25
- Rapidus and Cadence Partner on Agentic AI for Advanced SoC Design
- Defacto’s SoC Compiler Drastically Improved Productivity of L&T Semiconductor Technologies