LSI Logic Announces Webcast Of RapidChip Platform ASIC Partner Program Presentations
MILPITAS, CA November 8, 2004 - LSI Logic Corporation (NYSE: LSI) will webcast tomorrow's presentations introducing the 13 Third-Party IP, Design Service and EDA vendors providing support for the company's RapidChip® Platform ASIC.
The Tuesday November 9 noon PST webcast (approximate time) can be accessed via the following link: http://www.videonewswire.com/event.asp?id=25831. A replay of the webcast is expected to be available around 2 p.m. PST the same day. Presentations will be made by Rick Marz, LSI Logic executive vice president of Worldwide Strategic Marketing, and representatives from ARM Limited, Arrow, Denali Software, GDA Technologies, Memec, Synplicity and TeraSystems.
About LSI LogicLSI Logic Corporation (NYSE: LSI) focuses on the design and production of high-performance semiconductors for Consumer, Communications and Storage applications that access, interconnect and store data, voice and video. LSI Logic engineers incorporate reusable, industry-standard intellectual property building blocks that serve as the heart of leading-edge systems. LSI Logic serves its global OEM, channel and distribution customers with Platform ASICs, standard-cell ASICs, standard products, host bus adapters, RAID controllers and software. In addition, the company supplies storage network solutions for the enterprise. LSI Logic is headquartered at 1621 Barber Lane, Milpitas, CA 95035. http://www.lsilogic.com.
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- CAST Joins LSI Logic RapidChip Platform ASIC IP Partner Program
- LSI Logic Speeds System-on-Chip Development With New RapidChip Prototyping Platform
- Mentor Graphics Provides Platform Express Solution for LSI Logic RapidChip Platform ASIC Partner Program
- Rapidus and Tenstorrent Partner to Accelerate Development of AI Edge Device Domain Based on 2nm Logic
Latest News
- Tord Larsson-Steen appointed new CEO of Shortlink
- GUC Collaborate with Wiwynn to Advance Silicon-to-System Infrastructure for Next-Generation Hyperscale AI
- Two Weebit Nano product customers tape-out; one already demonstrating a functional prototype
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite