LSI Logic Places Trust in ASICs
By Richard Wilson -- 9/30/2005
Electronics Weekly
LSI Logic will put RapidChip, its structured ASIC family, at the heart of its future plans as it transitions to a fabless business model, making the company more like its FPGA competitors.
This major strategy change at LSI will see the ASIC supplier addressing a handful of specific markets. Two weeks ago the company announced the sale of its Oregon fab, which will see it become fabless.
LSI had started down the path of becoming fabless some time ago, but the change has been accelerated by the company’s recently appointed CEO, Abhi Talwalkar.
He has decided that it is more cost effective to rely on specific foundry partners for leading edge process technology, a move that is proving successful, with 17 percent of all chip revenues now coming from fabless companies.
Significantly, this shifts LSI’s strategy from that of a traditional ASIC supplier nearer to that of its recent FPGA rivals, Altera and Xilinx.
Click here to read more ...
Electronics Weekly
LSI Logic will put RapidChip, its structured ASIC family, at the heart of its future plans as it transitions to a fabless business model, making the company more like its FPGA competitors.
This major strategy change at LSI will see the ASIC supplier addressing a handful of specific markets. Two weeks ago the company announced the sale of its Oregon fab, which will see it become fabless.
LSI had started down the path of becoming fabless some time ago, but the change has been accelerated by the company’s recently appointed CEO, Abhi Talwalkar.
He has decided that it is more cost effective to rely on specific foundry partners for leading edge process technology, a move that is proving successful, with 17 percent of all chip revenues now coming from fabless companies.
Significantly, this shifts LSI’s strategy from that of a traditional ASIC supplier nearer to that of its recent FPGA rivals, Altera and Xilinx.
Click here to read more ...
Related Semiconductor IP
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
Related News
- Xilinx Places Trust in GE and Its Own Devices for Global Security
- Cortus and Aspen Logic Offer Educational Webinar on Creating ASICs to Enable IoT & M2M Products to Stand Out
- Tortuga Logic Verifies Rambus CryptoManager Root of Trust with Industry-Leading Security Verification Framework, Radix
- 1st Silicon places $100 million tool order in 0.13-micron push
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B