Jim Keller on AI, RISC-V, Tenstorrent's Move to Edge IP
VIDEO INTERVIEW
By Sally Ward-Foxton, EETimes (June 9, 2023)
Legendary CPU designer Jim Keller took over as CEO of AI chip company Tenstorrent at the beginning of 2023, after serving as the company’s CTO for two years. His history includes stints at Apple, Tesla and AMD. In recent years, Keller has become an outspoken supporter of RISC-V, and the burgeoning open-source ISA was a key topic for discussion during EE Times’ exclusive video interview.
“My belief is in the next 5 to 10 years, RISC-V will take over all the data centers,” Keller told EE Times, adding that this is especially true for scientific computing and HPC. He said supercomputing could dominate even faster.
To read the full article, click here
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related News
- Faraday Broadens IP Offerings on UMC’s 14nm Process for Edge AI and Consumer Markets
- Axelera® AI Adds Kudelski Labs’ Security IP to Europa® Chip to Enable Secure, High-Performance Edge AI
- Qualitas Semiconductor Licenses 2nm Process-Based MIPI C/D-PHY IP to U.S. Edge AI SoC Company
- Faraday Delivers IP Solutions to Enable Endpoint AI Based on UMC’s 28nm SST eFlash
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA