Interview: JEDEC on LPDDR3
Kristin Lewotsky, EETimes
5/25/2012 2:53 PM EDT
To read the full article, click here
Related Semiconductor IP
- LPDDR3 IP solution
- LPDDR3 SDRAM Controller
- LPDDR3 Memory Model
- LPDDR3 DFI Verification IP
- LPDDR3 Synthesizable Transactor
Related News
- JEDEC Announces Publication of LPDDR3 Standard for Low Power Memory Devices
- Altera Announces Industry's First Full-Compliance With New JEDEC DDR3 SDRAM Standard
- JEDEC Announces Publication of LPDDR2 Standard for Low Power Memory Devices
- JEDEC Announces Publication of new MMC v4.4 specification
Latest News
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer
- Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder