IP99, Virage Logic sponsor system-chip design contest
IP99, Virage Logic sponsor system-chip design contest
By Michael Santarini, EE Times
January 11, 1999 (2:09 p.m. EST)
URL: http://www.eetimes.com/story/OEG19990111S0025
Core vendor Virage Logic Inc. (Fremont, Calif.) and IP99 conference organizers have jointly announced the first annual IP99 SOC Design Contest. According to the organizers, entries will be judged on the level of innovation and creative use of intellectual property and memory cores in the development of systems-on-chip. Event organizers have assembled a judging panel of industry experts, including Yervant Zorian, chief technology adviser at Logic Vision Inc.; King Pang, vice president of engineering, consumer products division, LSI Logic Corp.; and Sang Wang, co-founder of Epic Design Technology Inc. and now an independent investor and adviser to electronic design companies. Winners will be announced at IP99 on Tuesday, March 23, at a 6:30 p.m. dinner event and industry panel discussion at the Santa Clara Convention Center. Grand prize will be a free memory IP core from Virage Logic (valued up to $50,000), or a credit for $50 ,000 that can be used toward the purchase of any standard product in the Virage Logic catalog. In addition, each grand-prize design team member, up to a total of six members, will receive a digital camera to recognize individual accomplishment. First-place winning teams in each category will be recognized with a $500 gift certificate toward a celebration party in their home town at the establishment of their choice. Participants may choose among three application categories: consumer, communications or computers; or three technology categories: non-volatile, DRAM or other memory structures. A design does not need to be in production to be considered; however, it must be taped out. To get an application, including all design criteria, contact Nilu Aghel at Virage Logic, (510) 360-8011, e-mail nilu@virlog.com or visit the Virage Logic Web site. All entries must be postmarked no later than Feb. 15.
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related News
- proteanTecs Launches Solution for System Production Analytics Based on Chip Telemetry
- Sofics joins GlobalFoundries’ GlobalSolutions Ecosystem to Enhance Chip Robustness, Performance and Design Efficiency
- ESD Alliance Reports Electronic System Design Industry Posts $5.1 Billion in Revenue in Q2 2025
- Andes and Arculus System Collaborate to Integrate iPROfiler™ into AndeSysC, Expanding Virtual Platform Support for RISC-V SoC Design
Latest News
- Year-to-Date Global Semiconductor Sales Top $1 Trillion Through August
- Xiphera launches nQrux® Root of Trust with Post-Quantum Cryptography
- Skyechip Joins Rapidus Core Ecosystem, Bringing Advanced Silicon IP For AI and HPC to Japan's 2nm Platform
- GUC Monthly Sales Report – September 2026
- Rapidus Unveils “Rapidus CORE”, New Global Ecosystem Framework Supporting the Development and Mass Production of Cutting-Edge Semiconductors