IP99, Virage Logic sponsor system-chip design contest
IP99, Virage Logic sponsor system-chip design contest
By Michael Santarini, EE Times
January 11, 1999 (2:09 p.m. EST)
URL: http://www.eetimes.com/story/OEG19990111S0025
Core vendor Virage Logic Inc. (Fremont, Calif.) and IP99 conference organizers have jointly announced the first annual IP99 SOC Design Contest. According to the organizers, entries will be judged on the level of innovation and creative use of intellectual property and memory cores in the development of systems-on-chip. Event organizers have assembled a judging panel of industry experts, including Yervant Zorian, chief technology adviser at Logic Vision Inc.; King Pang, vice president of engineering, consumer products division, LSI Logic Corp.; and Sang Wang, co-founder of Epic Design Technology Inc. and now an independent investor and adviser to electronic design companies. Winners will be announced at IP99 on Tuesday, March 23, at a 6:30 p.m. dinner event and industry panel discussion at the Santa Clara Convention Center. Grand prize will be a free memory IP core from Virage Logic (valued up to $50,000), or a credit for $50 ,000 that can be used toward the purchase of any standard product in the Virage Logic catalog. In addition, each grand-prize design team member, up to a total of six members, will receive a digital camera to recognize individual accomplishment. First-place winning teams in each category will be recognized with a $500 gift certificate toward a celebration party in their home town at the establishment of their choice. Participants may choose among three application categories: consumer, communications or computers; or three technology categories: non-volatile, DRAM or other memory structures. A design does not need to be in production to be considered; however, it must be taped out. To get an application, including all design criteria, contact Nilu Aghel at Virage Logic, (510) 360-8011, e-mail nilu@virlog.com or visit the Virage Logic Web site. All entries must be postmarked no later than Feb. 15.
Related Semiconductor IP
- GPU
- V-by-One Verification IP
- AI model compression IP
- Hardware compressed memory IP for CXL devices and chip-to-chip links
- Hardware link (de)compression IP for die-to-die, chip-to-chip, and DRAM interfaces
Related News
- proteanTecs Launches Solution for System Production Analytics Based on Chip Telemetry
- ESD Alliance Reports Electronic System Design Industry Posts $5.1 Billion in Revenue in Q1 2025
- Cadence to Acquire Hexagon’s Design & Engineering Business, Accelerating Expansion in Physical AI and System Design and Analysis
- Synopsys and GlobalFoundries Establish Pilot Program to Bring Chip Design and Manufacturing to University Classrooms
Latest News
- TSMC Boosts 2026 Expansion Budget, Adds $100B to U.S. Investment
- ZeroPoint Technologies Announces ZeroStream
- TSMC Reports Second Quarter EPS of NT$27.25
- Rapidus and Cadence Partner on Agentic AI for Advanced SoC Design
- Defacto’s SoC Compiler Drastically Improved Productivity of L&T Semiconductor Technologies