IP integration is a quality issue
Richard Goering, EE Times
(03/29/2006 8:57 PM EST)
SAN JOSE, Calif. — Enabling silicon intellectual property (IP) integration is as significant a quality concern as designing bug-free IP in the first place, said panelists at the International Symposium on the Quality of Electronic Design (ISQED) here Tuesday. One implication: IP is as much a services business as a commodity.
Panelists were quick to distinguish between concerns about bugs and integration problems. Integration is more intangible, said John Goodenough, director of design technology at ARM Ltd., and in some ways more challenging. "We can't anticipate every integration scenario," he said.
Guri Stark, vice president of marketing for Synopsys' solutions group, emphasized that IP is not a "sell and forget" type of business. Even if an IP provider does a perfect job with respect to verification, validation, and protocol compliance, it doesn't guarantee the IP works with your design, Stark said.
(03/29/2006 8:57 PM EST)
SAN JOSE, Calif. — Enabling silicon intellectual property (IP) integration is as significant a quality concern as designing bug-free IP in the first place, said panelists at the International Symposium on the Quality of Electronic Design (ISQED) here Tuesday. One implication: IP is as much a services business as a commodity.
Panelists were quick to distinguish between concerns about bugs and integration problems. Integration is more intangible, said John Goodenough, director of design technology at ARM Ltd., and in some ways more challenging. "We can't anticipate every integration scenario," he said.
Guri Stark, vice president of marketing for Synopsys' solutions group, emphasized that IP is not a "sell and forget" type of business. Even if an IP provider does a perfect job with respect to verification, validation, and protocol compliance, it doesn't guarantee the IP works with your design, Stark said.
To read the full article, click here
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- EXTOLL announces Availability of Industry's first 16G UCIe PHY IP in GlobalFoundries 22FDX/22FDX+ Ready for Customer Integration
- MPEG LA Announces VC-1 License Terms; License Agreement Expected to Issue During 2006
- Avalon Announces the Issue of their First US Patent
- Magillem introduces Rev.Enge, the first platform tackling the obsolescence issue in the electronic CAD flow
Latest News
- ESD Alliance Reports Electronic System Design Industry Posts $5.7 Billion in Revenue in Q1 2026
- New JEDEC® SPHBM4 Standard Enables HBM4-Class Bandwidth on Organic Substrates
- INCIRT Announces Availability of Its PLL Series in the GlobalFoundries (GF) GlobalSolutions™ Ecosystem
- Imec and Diraq demonstrate first coherent operation of eight silicon MOS spin qubits fabricated in a 300mm CMOS-compatible foundry process
- RISC-V Is Inevitable, State of the Union Keynote Argues