Avalon Announces the Issue of their First US Patent
June 10, 2009 -- Avalon Microelectronics is excited to announce the issue of their first United States patent, granted on May 29, 2009. The invention, "Skew-Correcting Apparatus using Iterative Approach", was created jointly by Wally Haas, Mutema Pittman and Chuck Rumbolt.
The invention provides a skew (delay) detection and skew correction apparatus for a high-speed data communications system with multiple data lanes. In FPGAs, skew occurs between transmission lines upon transmission startup. The invention ensures that the skew between all lanes falls within a certain tolerance, enabling the FPGA to adhere to the SFI-5 standard. Most FPGAs will be deficient without the use of this product, so Avalon is extremely pleased to have this patent.
Skew is detected and corrected through an iterative process which employs an algorithm to systematically iterate through a number of skew injection parameters for each of the data lanes to identify offsetting skew amounts to be injected into the data lanes to re-align the data lanes and achieve transmission line alignment.
Founder and CTO Wally Haas says, "Avalon is committed to Intellectual Property protection. This patent is a key differentiator for Avalon and many 40G FPGA designs in the marketplace could infringe on our IP. With the granting of this first patent and another seven non-provisional United States patent applications filed, Avalon extends its leadership in the optical transport market."
The invention provides a skew (delay) detection and skew correction apparatus for a high-speed data communications system with multiple data lanes. In FPGAs, skew occurs between transmission lines upon transmission startup. The invention ensures that the skew between all lanes falls within a certain tolerance, enabling the FPGA to adhere to the SFI-5 standard. Most FPGAs will be deficient without the use of this product, so Avalon is extremely pleased to have this patent.
Skew is detected and corrected through an iterative process which employs an algorithm to systematically iterate through a number of skew injection parameters for each of the data lanes to identify offsetting skew amounts to be injected into the data lanes to re-align the data lanes and achieve transmission line alignment.
Founder and CTO Wally Haas says, "Avalon is committed to Intellectual Property protection. This patent is a key differentiator for Avalon and many 40G FPGA designs in the marketplace could infringe on our IP. With the granting of this first patent and another seven non-provisional United States patent applications filed, Avalon extends its leadership in the optical transport market."
Related Semiconductor IP
Related News
- Avalon Granted Patent for Innovative Skew-correcting Apparatus
- MoSys adds soft-error protection, correction to 1-transistor SRAM for 'free'
- Xilinx enables flexible and low cost forward error correction solutions with IP cores optimized for Spartan-IIE FPGAs
- Philips licenses MoSys 1T-SRAM with error correction for 0.13-micron designs
Latest News
- intoPIX to Demonstrate JPEG XS, IPMX and SMPTE ST 2110 Solutions at NAB Show New York 2026
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure