IP Business Should Learn from EDA's Playbook
Dylan McGrath, Contributing Editor, EETimes
6/15/2016 04:25 PM EDT
Industry veteran sees parallels between IP's opportunity, EDA's rise.
Don’t try to tell Charlie Janac that the electronic design automation and semiconductor intellectual property businesses are branches of the same tree. Janac, who is more than 30 years into a career spanning both disciplines, believes that while the histories of EDA and IP are intertwined, they are not the same.
”I will maintain until my dying day that IP and EDA are very different,” Janac told EE Times in a recent interview. “There’s a huge difference between helping someone do a chip and actually being in the chip.”
But Janac, president and CEO of interconnect IP supplier Arteris Inc., does see parallels between the current state of the IP business and where EDA was 30 years ago. Back then, the vast majority of EDA tools were proprietary solutions created by the semiconductor companies that used them. And just as chip vendors eventually all but abandoned homegrown tools in favor of commercial offerings, Janac believes that they will ultimately cobble together SoCs from mostly commercial IP with a bit of “secret sauce” thrown in for differentiation.
To read the full article, click here
Related Semiconductor IP
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
Related News
- The Six Semiconductor of OPENEDGES Receives Best International Business Award from ACCE
- CEVA Acquires Spatial Audio Business from VisiSonics to Expand its Application Software Portfolio for Embedded Systems targeting Hearables and other Consumer IoT Markets
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- Chip Interfaces Appoints Avant Technology as one of its distributors for Taiwan and China to Expand Business Opportunities in the IP Market
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B