Few Surprises as Intel, GloFo Detail Process Technologies
Dylan McGrath, EETimes
12/7/2017 02:01 AM EST
SAN FRANCISCO — Intel detailed plans to use cobalt for some interconnect layers at 10nm, while Globalfoundries offered specifics on how it will utilize extreme ultraviolet (EUV) lithography for the first time at the 7nm node in dueling process technology presentations at one of the most hotly anticipated sessions at the IEEE International Electron Device Meeting (IEDM) here.
Intel will use cobalt in on the bottom two layers of its 10nm interconnect to get a five to 10 fold improvement in electromigration and a two-fold reduction in via resistance. It represents the first time a chip maker has detailed plans to introduce cobalt — a brittle metal long considered a promising dielectric candidate — in a process, according to G. Dan Hutecheson, chairman and CEO of VLSI Research.
To read the full article, click here
Related Semiconductor IP
- AP Memory VHM Controller
- High-performance, commercial-grade RISC-V CPU Core IP
- SWI3S Verification IP
- Secure Boot Loader
- Memory Subsystem
Related News
- Socionext Broadens SoC Roadmap with Intel 18A-P Process Technology
- Synopsys Delivers Certified EDA Flows and High-Quality IP for Intel 16 Process
- Siemens' Calibre platform now certified for IFS' Intel 16 process technology
- Cadence Digital, Custom/Analog Design Flows Certified and Design IP Available for Intel 16 FinFET Process
Latest News
- StarFive Launches Server-Class RISC-V IP to Accelerate Its Strategic Expansion into AI Computing Infrastructure
- Silvaco Announces Partnership with Dassault Systèmes to Advance First-Time-Right Semiconductor Manufacturing
- Socionext Broadens SoC Roadmap with Intel 18A-P Process Technology
- BrainChip and Neuromorphyx Announce an AKD1500 Embedded Developer Board, Bringing Neuromorphic AI to the Embedded Engineering Community
- M31 Reports Nearly Fourfold Growth in Advanced-Node Royalties as Long-Term Investments Begin to Bear Fruit