Few Surprises as Intel, GloFo Detail Process Technologies
Dylan McGrath, EETimes
12/7/2017 02:01 AM EST
SAN FRANCISCO — Intel detailed plans to use cobalt for some interconnect layers at 10nm, while Globalfoundries offered specifics on how it will utilize extreme ultraviolet (EUV) lithography for the first time at the 7nm node in dueling process technology presentations at one of the most hotly anticipated sessions at the IEEE International Electron Device Meeting (IEDM) here.
Intel will use cobalt in on the bottom two layers of its 10nm interconnect to get a five to 10 fold improvement in electromigration and a two-fold reduction in via resistance. It represents the first time a chip maker has detailed plans to introduce cobalt — a brittle metal long considered a promising dielectric candidate — in a process, according to G. Dan Hutecheson, chairman and CEO of VLSI Research.
To read the full article, click here
Related Semiconductor IP
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
Related News
- Socionext Broadens SoC Roadmap with Intel 18A-P Process Technology
- Siemens' Calibre platform now certified for IFS' Intel 16 process technology
- Cadence Digital, Custom/Analog Design Flows Certified and Design IP Available for Intel 16 FinFET Process
- Intel and Synopsys Expand Partnership to Enable Leading IP on Intel Advanced Process Nodes
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B