Intel 3 Represents an Intel Foundry Milestone
By Jim McGregor, Tirias Research
EETimes (June 18, 2024)
At the 2024 IEEE Symposium on VLSI Technology & Circuits in Hawaii, Intel provided details of the Intel 3 semiconductor process node, the third of five nodes in four years promised under CEO Pat Gelsinger’s IDM 2.0 manufacturing strategy. Intel 3 represents a major step in the Intel Foundry strategy as the first advanced process node joining the Intel 16 mature process node and a precursor to Intel’s angstrom process nodes: Intel 20A and Intel 18A.
These latter process nodes introduce gate-all-around (or what Intel calls RibbonFET) technology, and backside power delivery (or PowerVia) while returning Intel to the forefront of semiconductor manufacturing. These middle process nodes have been viewed by many as just subnodes introducing simple process enhancements. But as Intel demonstrated in a paper at the IEEE Symposium, Intel 3 represents a full node transition in terms of technology and performance efficiency that will benefit both Intel and the rest of the industry.
To read the full article, click here
Related Semiconductor IP
- CryptoManager Root of Trust for Use with the Caliptra Specification
- Switched Capacitor 3.6V Boost-Buck DC-DC Converter
- GlobalFoundries 22nm 3V3 GPIO
- RDMA IP
- PCIe Controller
Related News
- Intel Foundry Services and Tower Semiconductor Announce New US Foundry Agreement
- Analog Bits to Join Intel Foundry Services Chip Design Ecosystem Expanding 3nm IP Offerings
- CEVA Joins Intel Foundry Services Accelerator IP Alliance Program to Empower Cutting-Edge SoCs
- Valens Semiconductor and Intel Foundry Services Announce Strategic Relationship for Next Generation A-PHY Product
Latest News
- Andes Technology Honors Quintauris as 2026 Partner of the Year
- Cognichip Launches ACI Enterprise: Industry's First Full-Stack Intelligence Infrastructure for Chip Design
- Rambus Enhances Enterprise-Grade Security for Data Center and AI SoCs with CryptoManager™ Root of Trust Supporting the Caliptra™ Specification
- TES offers a new DC-DC Switched Capacitor Boost-Buck Converter IP in X-FAB XC018-0.18µm CMOS technology
- Creonic Highlights SUSTAINET WP3.5 Results with Live Demonstration at Berlin 6G Conference