Innovative Silicon Inc. Ramps for Growth of Z-RAM Memory IP with New Silicon Valley Headquarters
Santa Clara, CA 95054
408-969-2366
"By relocating our U.S. headquarters to a larger facility we are able to provide more room for growth, allowing us to increase our sales staff and work closer with existing and potential customers," said Mark-Eric Jones, president and CEO of Innovative Silicon. "We're excited about our recent milestones and are looking forward to continuing to engage with companies designing microprocessors and SoCs with high memory requirements targeted for the SOI process."
ISi last month announced AMD as a new customer, with AMD contracting to purchase a Z-RAM embedded memory full technology license for potential use in its future microprocessor products. At the same time, ISi also announced that it had achieved silicon validation of its Z-RAM memory arrays on 90nm SOI process technologies, and validation of its memory bitcell (which requires only one transistor and zero capacitors) in an additional ten fabrication processes that include 130nm SOI, 90nm SOI, and FinFET technologies. ISi expects to demonstrate working silicon in multiple 65nm processes later this quarter.
Late last year, ISi named Jerry Ardizzone, former president of ARM USA, as its VP of sales, followed by the appointment of Yuji Okamoto, director of business development, Japan, and Jeff Lewis, VP of marketing.
"ISi's Z-RAM memory IP was created for designers looking to meet increasing on-chip memory requirements while maintaining the same die size and cost basis of earlier designs," said Lewis. "The density and performance advantages of Z-RAM make it the ideal solution for designers using large blocks of embedded memory or looking to reduce silicon costs for designs with fewer memory requirements."
Z-RAM Background
ISi's Z-RAM technology was created to solve one of the biggest challenges for SoC designers, how to shrink die sizes when memory dominates chip area and cost. With ISi's Z-RAM (one transistor, zero-capacitor technology), IC manufacturers gain the benefit of having more dense memory which in turn means their SoCs, developed on SOI, can be produced at lower cost than those on bulk CMOS.
About Innovative Silicon
Incorporated in 2002, Innovative Silicon was founded to develop and commercialize Floating Body effect memory for SoC/MPU products used in diverse applications including microprocessors, handheld computers, games consoles, cellular communications devices, and cameras. The company closed its first round of VC funding in 2003, completed its first 90nm megabit Z-RAM memory designs in 2004 and its first 65nm designs in 2005. The company is incorporated in the USA with R&D in Lausanne, Switzerland. For more information see http://www.z-ram.com.
Related Semiconductor IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
- AXI5-Stream to/from AXI4-Stream Bridges
- APB5 to APB4 bridge
- UALink PHY + Controller
Related News
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- Baya Systems, Imagination Technologies and Andes Technology to Present on Heterogeneous Compute Architectures at Andes RISC-V CON Silicon Valley
- Ainekko Merges with Veevx, Expands Open Silicon Platform with Breakthrough Memory and Embedded AI Capabilities
- Silvaco Announces Immediate Availability of Production Ready Mixel MIPI PHY IP, Strengthening its Comprehensive Silicon IP Offering
Latest News
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms
- SEALSQ and GlobalFoundries Partner to Accelerate Post-Quantum Cryptography and Quantum Computing Technologies
- Arteris Announces Collaboration with IC-Link by imec to Accelerate Next-Gen AI and HPC Silicon
- SambaNova Completes First Close of $1B Financing at $11B Valuation