IBM 'fab club' denies problems with high-k
Mark LaPedus, EETimes
9/27/2010 8:31 PM EDT
High-k/metal-gate ''technology enables traditional scaling of the electrical gate dielectric and reduced standby power of transistor due to a reduction in gate leakage,''said Andrew Lu, an analyst with Barclays Bank, in a report.
''There has been a recent divergence in wafer processing technology to either choose 'gate-first' or 'gate-last' for (high-k/metal-gate),'' Lu said. ''Gate-first and gate-last are terms that refer to whether the metal gate electrode is deposited on wafer before or after the high-temperature activation anneals of flow processing.''
To read the full article, click here
Related Semiconductor IP
- Dual Channel 8b D/A Converter - TSMC T40ULP
- Dual Channel 12b D/A Converter - TSMC T40ULP+ESF3
- 8bit D/A Converter - TSMC 22nm ULP
- 12bit 2MSps A/D Converter - TSMC T22ULP
- TSMC 2nm 1V2 GPIO
Related News
- Synopsys Announces Production-Ready Lynx Design System Optimized for Common Platform 28-nm High-K Metal Gate Technology
- Eureka Technology Embraces FPGA Core Common License Initiative
- ARC boosts new Common License Consortium for FPGA-based IP cores with its 32-bit user-customizable processor
- CAST Further Simplifies IP Core Licensing by Joining New Xilinx Common License Consortium
Latest News
- Perceptia Releases Design Kit for pPLL03 on Samsung Foundry 14LPU Platform
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer