From Shrinking Transistors to Compressing Time: Deciphering Huawei’s τ Law
Huawei’s answer to Moore’s Law without EUV promises 14A performance by 2031.
By Echo Zhao, EE Times | May 26, 2026

As Moore’s Law gradually becomes ineffective, the semiconductor industry seeks new paths to performance growth. At the 2026 IEEE ISCAS conference in Shanghai, Huawei said it has shifted performance optimization from “geometric size” to “time compression,” and validated this through engineering practice (using 381 chips designed and mass-produced over the past six years).
In her keynote speech at ISCAS 2026, He Tingbo, president of Huawei Semiconductor, began by saying, “Over the past six years, I’ve often been asked: How did you survive and return to the forefront in highly competitive industries such as smartphones and AI?”
To read the full article, click here
Related Semiconductor IP
- AFDX 1G Switch IP
- AFDX 1G End-System IP
- Simplified Integration USB PD Capable Type-C Sink IP
- eFPGA on GlobalFoundries GF12LPP
- MIPI C‑PHY/D‑PHY IP on TSMC N2P
Related News
- Necessity is the Mother of Invention: Huawei Replaces Moore’s Law With Her’s Law
- Huawei Files Lawsuit Against Motorola for IP Infringement
- TSMC Defends Transistor Scaling Amid Huawei’s ‘Her’s Law’ Proposal
- Nokia, Huawei sign W-CDMA patent licensing deal
Latest News
- BrainChip Unveils Communication Reference Platform, Fueling Signal Intelligence at the Edge
- Qualinx and EUSPA announce the completion of full Galileo OSNMA support on QLX3Gx Series ultra-low power GNSS receiver.
- Ceva Launches Microsoft-Certified Spatial Audio Software for PC Gaming Headsets
- Nuclei and Lauterbach Successfully Complete World's First RISC-V Data Trace Solution
- Brite Semiconductor Releases 40nm 16-bit 4Msps High-Performance SAR ADC IP, Powering Industrial and Automotive Applications