From Shrinking Transistors to Compressing Time: Deciphering Huawei’s τ Law
Huawei’s answer to Moore’s Law without EUV promises 14A performance by 2031.
By Echo Zhao, EE Times | May 26, 2026

As Moore’s Law gradually becomes ineffective, the semiconductor industry seeks new paths to performance growth. At the 2026 IEEE ISCAS conference in Shanghai, Huawei said it has shifted performance optimization from “geometric size” to “time compression,” and validated this through engineering practice (using 381 chips designed and mass-produced over the past six years).
In her keynote speech at ISCAS 2026, He Tingbo, president of Huawei Semiconductor, began by saying, “Over the past six years, I’ve often been asked: How did you survive and return to the forefront in highly competitive industries such as smartphones and AI?”
To read the full article, click here
Related Semiconductor IP
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
- GPU
- V-by-One Verification IP
- AI model compression IP
Related News
- Necessity is the Mother of Invention: Huawei Replaces Moore’s Law With Her’s Law
- Huawei Files Lawsuit Against Motorola for IP Infringement
- TSMC Defends Transistor Scaling Amid Huawei’s ‘Her’s Law’ Proposal
- Nokia, Huawei sign W-CDMA patent licensing deal
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options