From Shrinking Transistors to Compressing Time: Deciphering Huawei’s τ Law
Huawei’s answer to Moore’s Law without EUV promises 14A performance by 2031.
By Echo Zhao, EE Times | May 26, 2026

As Moore’s Law gradually becomes ineffective, the semiconductor industry seeks new paths to performance growth. At the 2026 IEEE ISCAS conference in Shanghai, Huawei said it has shifted performance optimization from “geometric size” to “time compression,” and validated this through engineering practice (using 381 chips designed and mass-produced over the past six years).
In her keynote speech at ISCAS 2026, He Tingbo, president of Huawei Semiconductor, began by saying, “Over the past six years, I’ve often been asked: How did you survive and return to the forefront in highly competitive industries such as smartphones and AI?”
To read the full article, click here
Related Semiconductor IP
- 12-bit Digital-to-Analog Converter
- 30V 0.5A Hysteretic Buck LED Driver
- SpaceWire Node IP core
- nQrux Secure Boot
- 4K/8K Multiformat IP supporting AV2 decoder
Related News
- Huawei Files Lawsuit Against Motorola for IP Infringement
- Nokia, Huawei sign W-CDMA patent licensing deal
- Law firm urges Supreme Court to decide Rambus vs. Infineon
- TSMC Files Law Suit Against SMIC for Patent Infringement and Trade Secret Misappropriation
Latest News
- From Shrinking Transistors to Compressing Time: Deciphering Huawei’s τ Law
- Toshiba Starts Shipping Engineering Samples of TXZ+™ Family Entry‑Class M4H Group, Standard Microcontrollers with Arm® Cortex®‑M4 Core for System Control Applications
- SiPearl Rhea1 CPU brought to life, one giant leap for EU sovereignty
- GlobalPlatform Launches Pavona: The First Open Silicon Distribution with Production-Grade Post-Quantum Cryptography
- GSOC Solutions and Andes Technology Announce Strategic Partnership to Expand RISC-V CPU Options for Configurable SoC and Chiplet Platforms