TSMC Defends Transistor Scaling Amid Huawei’s ‘Her’s Law’ Proposal
By Sally Ward-Foxton, EE Times | June 1, 2026

AMSTERDAM, The Netherlands — At TSMC’s European Symposium, Kevin Zhang, senior VP and deputy co-chief operating officer at market-leading foundry TSMC, responded to questions from reporters about Huawei’s proposal to stop measuring industry progress on transistor density.
Huawei proposed Her’s Law, analogous to Moore’s Law, based on Tao scaling, a method of measuring industry progress in terms of overall speedup rather than purely on transistor density. Huawei does not have access to EUV machines necessary to shrink transistor geometries beyond 7-nm process nodes.
Asked about Huawei’s Tao scaling theory, Zhang said that while he had not looked into it in detail, Tao scaling appears to be a matter of 3D integration, which can bring different functions closer together to reduce delays between chips.
To read the full article, click here
Related Semiconductor IP
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 12nm FFC
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 22nm ULP
- 32Gbps SerDes IP in TSMC 12nm FFC
- 32Gbps SerDes IP in TSMC 22nm ULP
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related News
- Necessity is the Mother of Invention: Huawei Replaces Moore’s Law With Her’s Law
- From Shrinking Transistors to Compressing Time: Deciphering Huawei’s τ Law
- Transistor Count Trends Continue to Track with Moore's Law
- The Semiwise's Flat Field Transistor enables the continuation of DRAM scaling
Latest News
- Global Semiconductor Market Surges Beyond USD 1.5 Trillion in 2026 Driven by Extraordinary Memory Expansion
- Analogue Insight Appoints Dr Tanya Mangoma as Chief Product Officer to Drive Customer-Led High-Speed Interconnect and Memory Solutions
- TSMC Defends Transistor Scaling Amid Huawei’s ‘Her’s Law’ Proposal
- Siemens and Samsung Foundry strengthen collaboration to advance silicon design enablement
- Axelera AI and Andes Technology Partner to Power Next-Generation “Europa” AI Platform with High-Performance RISC-V AX65 Cores