EVE's ZeBu Hardware-Assisted Verification Platform Used by Konica Minolta to Implement SystemVerilog Assertions
Three-Month Evaluation Resulted in Significant Performance with Realistic Set of Assertions
SAN JOSE, CALIF. –– November 3, 2011 –– Konica Minolta Technology Center, Inc., of Tokyo, Japan, today announced that it successfully implemented SystemVerilog Assertions (SVAs) with EVE’s ZeBu hardware-assisted verification platform.
Konica Minolta uses ZeBu to accelerate the simulation of its high-speed, high-performance large-scale integrated circuits (LSIs) used in image processing, and to leverage a transaction-based verification methodology using ZEMI-3, EVE’s SCEMI-2.0 compatible behavioral SystemVerilog transactor compiler. During a three-month evaluation, its designers verified a 3.5-million gate design under test (DUT), mapping 280 assertions onto ZeBu, which consumed 0.1-million gates of FPGA resources.
“Using ZeBu-Server, performance was accelerated in the testcase and our designers were impressed with the ease of SVA compilation and the variety of runtime use-models of ZeBu SVA,” remarks Takashi Kawabe, assistant manager of Architecture R&D Division, Device & System Technology R&D Laboratories at Konica Minolta Technology Center, Inc. “Assertion-based verification is one of the key technologies in the functional verification of large designs. However, it also creates concerns regarding simulation performance when it is used in a complex test environment, and includes a practical number of assertions. ZeBu satisfied all of our criteria, using a realistic set of assertions in a complex, transaction-based testcase.”
One ZeBu emulation testcase using a ZeBu ZEMI-3 transaction-level modeling methodology initially running without SVAs completed in 151 seconds. The addition of the SVAs had no impact on the emulation performance, even with 39,620 assertion failures reported by ZeBu –– the resulting execution time was still 151 seconds. Konica Minolta had targeted a 10% performance overhead due to the addition of the SVAs, but there was no such performance decrease using ZeBu.
About EVE
EVE is the worldwide leader in hardware/software co-verification solutions, offering fast transaction-based co-emulation and in-circuit emulation, with installations at five of the top six semiconductor companies. EVE products shorten the overall verification cycle of complex integrated circuits and electronic systems designs. Its products can be integrated with transaction-level ESL tools and software debuggers, target hardware systems, as well as Verilog, SystemVerilog and VHDL simulators. EVE is a member of OCP-IP and ARM, Mentor Graphics, Real Intent, Springsoft and Synopsys Partner programs.
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related News
- Imperas leads the RISC-V verification ecosystem as the first to release an open-source SystemVerilog RISC-V processor functional coverage library
- Imperas Collaborates with Synopsys on SystemVerilog based RISC-V Verification
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
- How hardware-assisted verification (HAV) transforms EDA workflows
Latest News
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’
- OpenAI and Broadcom unveil LLM-optimized inference chip