How hardware-assisted verification (HAV) transforms EDA workflows
By Aharon Etengoff, EEWorld Online
January 17, 2025
Many semiconductor companies rely on hardware-assisted verification (HAV) to optimize sophisticated monolithic system-on-chip (SoC) designs and chiplet architectures. HAV streamlines verification and validation by integrating emulation, field-programmable gate array (FPGA) prototyping, and virtual platforms. This approach enables design engineers to efficiently verify individual components and system-wide interactions while validating functionality at granular and system-wide levels.
This article discusses the importance of comprehensively optimizing and verifying complex SoCs and chiplet designs to prevent first-silicon failures and costly re-spins. It highlights key application areas for these chips, such as artificial intelligence (AI), machine learning (ML), 5G networks, automotive systems, and edge IoT devices. The article also explores how HAVs efficiently scale to meet the demands of increasingly complex designs. It explains how multi-user support models distribute costs, reducing the total cost of ownership (TCO) over time.
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related News
- Siemens acquires Insight EDA to expand Calibre integrated circuit reliability verification offering
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
- Synopsys Expands the Industry's Highest Performance Hardware-Assisted Verification Portfolio to Propel Next-Generation Semiconductor and Design Innovation
- AMIQ EDA Gives AI Agents Access to Essential Design and Verification Data
Latest News
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA
- Altera Introduces Next-Generation Agilex 9 Direct RF-Series SoC FPGA to Power the Future of High-Performance RF Systems