Gov't IP hearings to cover chip, software patents
Gov't IP hearings to cover chip, software patents
By George Leopold, EE Times
February 22, 2002 (5:54 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020221S0066
WASHINGTON Government regulators will hold four days of public hearings next week at the University of California, Berkeley, on a range of intellectual-property (IP) issues, including hardware, software and semiconductor patents.
The hearings, sponsored by the Federal Trade Commission and the Justice Department's antitrust division, are part of an effort to reexamine the growing tensions between intellectual-property rights and competitive technology markets. They will begin Monday (Feb. 25).
A key impetus for the hearings, U.S. officials said, is the proliferation of patent filings and awards over the last decade. Many observers worry that patent proliferation is stifling competition in electronics, biotechnology and other economically critical industries.
A Feb. 27 hearing will cover software patents and the Internet. Along with a handful of patent experts from academia and law firms, the panel includes industry execut ives from Borland Software Corp., Amazon.com and Divx Networks Inc.
A Feb. 28 panel on hardware and semiconductor patents includes executives from Cisco Systems, Hewlett-Packard, Intel, Micron Technology and Texas Instruments.
The IP hearings have prompted industry concerns that the government may be preparing to rewrite its guidelines on intellectual property. In the past, the Justice Department has issued favorable opinions on licensing issues like patent pooling.
Government officials said the concerns were unfounded. "There is no hidden agenda to these hearings," said Federal Trade Commission chief Timothy Muris.
Related Semiconductor IP
- AI model compression IP
- Hardware compressed memory IP for CXL devices and chip-to-chip links
- Hardware link (de)compression IP for die-to-die, chip-to-chip, and DRAM interfaces
- LZ4-compatible hardware compressor and decompressor IP
- Ultra-low jitter, high SFDR LC-based PLL-12.5GHz
Related News
- EXTOLL and Chip Interfaces introduce the Industry´s first Integrated UCIe IP Solution for GlobalFoundries FDX Technology
- Arasan announces the immediate availability of the industries first xSPI NOR + eMMC NAND Combo PHY IP
- Arasan's ultra low power MIPI D-PHY IP achieves ISO26262 Certification
- Axelera® AI Adds Kudelski Labs’ Security IP to Europa® Chip to Enable Secure, High-Performance Edge AI
Latest News
- TSMC Boosts 2026 Expansion Budget, Adds $100B to U.S. Investment
- ZeroPoint Technologies Announces ZeroStream
- TSMC Reports Second Quarter EPS of NT$27.25
- Rapidus and Cadence Partner on Agentic AI for Advanced SoC Design
- Defacto’s SoC Compiler Drastically Improved Productivity of L&T Semiconductor Technologies