Ex-IBMer Fired Up for Foundry
Rick Merritt, EETimes
7/16/2015 08:00 AM EDT
“The value proposition of chip scaling is becoming more challenged, so we have to think of creative ways to provide value and 2.5- and 3-D chip stacks are a great example of that,” he told EE Times in an interview above the show floor.
To read the full article, click here
Related Semiconductor IP
- SerDes Hard Macro-IP in GlobalFoundries 22FDX
- Automotive 12bit Sigma-Delta ADC - GlobalFoundries 22FDX
- 5V ESD Clamp in GlobalFoundries 180nm LPe
- 1x64 Bits OTP (One-Time Programmable) IP, GlobalFoundries 22nmFDX 0.8V/1.8V Process
- GLOBALFOUNDRIES 40nm LP 3.3V-2.5/1.1V Power Regulator
Related News
- Interview - Gary Meyers, president and CEO of Synplicity : FPGA or ASIC?
- IEEE Fellow Gary Bronner Joins Rambus
- Analyst Gary Smith: top 10 EDA topics for 2007
- Gary Smith hails multi-platform design methodology
Latest News
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer
- Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder