Ex-IBMer Fired Up for Foundry
Rick Merritt, EETimes
7/16/2015 08:00 AM EDT
“The value proposition of chip scaling is becoming more challenged, so we have to think of creative ways to provide value and 2.5- and 3-D chip stacks are a great example of that,” he told EE Times in an interview above the show floor.
To read the full article, click here
Related Semiconductor IP
- 5 GHz 150 fs Jitter PLL - GlobalFoundries 22nm
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- 5 GHz 250 fs Jitter PLL - GlobalFoundries 22nm
- 12-bit, 9.2 GSPS Pipeline ADC - GlobalFoundries 22nm
- Low Power All Digital Fractional-N PLL in GlobalFoundries 12LPP/14LPP
Related News
- Interview - Gary Meyers, president and CEO of Synplicity : FPGA or ASIC?
- IEEE Fellow Gary Bronner Joins Rambus
- Analyst Gary Smith: top 10 EDA topics for 2007
- Gary Smith hails multi-platform design methodology
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer