Ex-IBMer Fired Up for Foundry
Rick Merritt, EETimes
7/16/2015 08:00 AM EDT
“The value proposition of chip scaling is becoming more challenged, so we have to think of creative ways to provide value and 2.5- and 3-D chip stacks are a great example of that,” he told EE Times in an interview above the show floor.
To read the full article, click here
Related Semiconductor IP
- SerDes Hard Macro-IP in GlobalFoundries 22FDX
- Automotive 12bit Sigma-Delta ADC - GlobalFoundries 22FDX
- 5V ESD Clamp in GlobalFoundries 180nm LPe
- 1x64 Bits OTP (One-Time Programmable) IP, GlobalFoundries 22nmFDX 0.8V/1.8V Process
- GLOBALFOUNDRIES 40nm LP 3.3V-2.5/1.1V Power Regulator
Related News
- Interview - Gary Meyers, president and CEO of Synplicity : FPGA or ASIC?
- IEEE Fellow Gary Bronner Joins Rambus
- Analyst Gary Smith: top 10 EDA topics for 2007
- Gary Smith hails multi-platform design methodology
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B