Frontgrade Gaisler and RISC-V's Space Journey
By Chad Cox, Embedded Computing Design (January 18, 2024)
The last time we spoke with Sandi Habinc, General Manager, and Jan Andersson, Director of Engineering at Frontgrade Gaisler, we were discussing the TRISAT-R CubeSat and Gaisler’s use of RISC-V’s open standard instruction set architecture within its space deployment.
What Has Happened Since?
To read the full article, click here
Related Semiconductor IP
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
Related News
- The European Commission awards Frontgrade Gaisler funding under the Horizon Europe, Space R&I Work Programme: “COSMIC7” a development for RISC-V 7nm Microprocessor for Space Applications
- Fault tolerant LEON3 processor licensed for new space missions
- Aeroflex Gaisler Announces a Fault Tolerant Dual Core Processor for Space Applications
- Lift off: De-RISC to create first RISC-V, fully European platform for space
Latest News
- RAAAM Selects Avnet ASIC as its VCA Partner for TSMC’s 2nm GCRAM Development and Qualification
- IBM Debuts World’s First Sub-1 Nanometer Chip Technology
- Panmnesia Unveils Next-Stage CXL Switch and Controller at ISCA 2026
- Akeana Collaborates with Samsung Electronics, fast-tracking RISC-V Customers, Ecosystem for Server and Agentic AI Silicon
- Arteris Technology Licensed by SiEngine for Next – Generation Automotive SoCs