Faraday High-Speed USB OTG PHY and Controller Solution Passes USB-IF Compliance Test
Hsinchu, Taiwan – June 22, 2006 -- Faraday Technology Corporation (TAIEX: 3035), a leading ASIC and IP provider, today announced its USB2.0 High-Speed i 480Mbit/sec j OTG Physical-Layer (PHY) IP and Controller IP have successfully passed the compliance tests in the USB Implementers Forum (USB-IF). Faraday's USB OTG solution, formally released in 2004, features small die size and ultra low power consumption, and it has been integrated in several successful ASIC projects.
As an IP and customized ASIC service provider, Faraday has been putting extra efforts in defining the IP architecture, so as to improve design flexibility, reliability and reusability. More importantly, Faraday is committed to porting standard interface IP to advanced manufacturing process and to reducing the IP size and power dissipation, in order to keep customers competitive along the product life cycle.
Faraday's USB 2.0 OTG PHY solution is compliant with UTMI+ Level 3 standard; it integrates a Transceiver, a Charge Pump and a Voltage Detector. The USB OTG PHY and Controller IP are silicon proven in UMC 0.25µm, 0.18µm, and 0.13µm processes, and 90nm USB OTG PHY will be available in Q4 this year. To ensure an easy start, Faraday provides USB2.0 OTG IP and ASIC customers with a complete developing environment which includes EV Boards, related software, data sheets, and application notes. For more details, please contact sales offices near to your location.
About Faraday Technology Corporation
Faraday Technology Corporation is a leading silicon IP and fabless ASIC vendor. The company's broad SIP portfolio includes 32-bit RISC CPUs, DSPs, MPEG4, H.264, PHYs/Controllers for USB 2.0, 10/100 Ethernet, Serial ATA, PCI Express, Cell Library and Memory Compiler. With more than 650 employees and 2005 revenue of US$175 million, Faraday is one of the largest fabless ASIC companies in the Asia-Pacific region, and it also has a significant presence in other world-wide markets. Headquartered in Taiwan , Faraday has service and support offices around the world, including the U.S. , Japan , Europe, and China . For more information, please visit www.faraday-tech.com
As an IP and customized ASIC service provider, Faraday has been putting extra efforts in defining the IP architecture, so as to improve design flexibility, reliability and reusability. More importantly, Faraday is committed to porting standard interface IP to advanced manufacturing process and to reducing the IP size and power dissipation, in order to keep customers competitive along the product life cycle.
Faraday's USB 2.0 OTG PHY solution is compliant with UTMI+ Level 3 standard; it integrates a Transceiver, a Charge Pump and a Voltage Detector. The USB OTG PHY and Controller IP are silicon proven in UMC 0.25µm, 0.18µm, and 0.13µm processes, and 90nm USB OTG PHY will be available in Q4 this year. To ensure an easy start, Faraday provides USB2.0 OTG IP and ASIC customers with a complete developing environment which includes EV Boards, related software, data sheets, and application notes. For more details, please contact sales offices near to your location.
About Faraday Technology Corporation
Faraday Technology Corporation is a leading silicon IP and fabless ASIC vendor. The company's broad SIP portfolio includes 32-bit RISC CPUs, DSPs, MPEG4, H.264, PHYs/Controllers for USB 2.0, 10/100 Ethernet, Serial ATA, PCI Express, Cell Library and Memory Compiler. With more than 650 employees and 2005 revenue of US$175 million, Faraday is one of the largest fabless ASIC companies in the Asia-Pacific region, and it also has a significant presence in other world-wide markets. Headquartered in Taiwan , Faraday has service and support offices around the world, including the U.S. , Japan , Europe, and China . For more information, please visit www.faraday-tech.com
Related Semiconductor IP
- 3V-5V Charge Pump for USB OTG
- USB 2.0 PHY IP core
- USB 2.0 nanoPHY in GF (55nm)
- USB 2.0 nanoPHY in UMC (65nm)
- USB 2.0 nanoPHY in TSMC (65nm, 55nm, 40nm)
Related News
- USB 3.2 OTG Controller and PHY IP Cores for ultra-high speed, lossless data and power delivery are available for immediate licensing
- Faraday Unveils the Industry's Smallest USB 2.0 OTG PHY IP
- USB-IF Offers Guidance to Industry for Design Compliance of USB Devices
- Terminus Circuits and Truechip partner for comprehensive verification of High Speed Serial Protocols, viz.: PCIe Gen4 and USB 3.1
Latest News
- SEALSQ and Quobly sign $5 Million commercial agreement to integrate post-quantum security into next-generation silicon quantum computing platforms
- InfiniNode secures EUR 2 million financing to advance on-chip data movement technologies for next-generation compute systems
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad