Fabless Startup Aheesa Tapes Out First Indian RISC-V Network SoC
Aheesa Digital Innovations has taped out a 28-nm RISC-V-based broadband access SoC designed and developed in India.
By Yashasvini Razdan, EE Times | February 5, 2026

Indian fabless semiconductor startup Aheesa Digital Innovations has completed the tape-out of a domestically designed RISC-V-based broadband networking SoC, called VIHAAN-I, targeting optical fiber access networks used by telecom operators to deliver last-mile connectivity to homes and offices.
The chip is designed for gigabit passive optical network (GPON) and Ethernet passive optical network (EPON) optical network terminal applications and will be released as part of Aheesa’s Seshnag platform. UMC is manufacturing the chip.
In an exclusive interview with EE Times, Aheesa founder and CEO Sridharan Mani described VIHAAN-I as the first RISC-V-based broadband access SoC to be fully designed and developed in India. “VIHAAN-I is a 28-nm network SoC that integrates compute, broadband access, and system control on a single chip and is built around the CDAC Vega processor core based on the RISC-V architecture,” he said.
To read the full article, click here
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related News
- Indian Fabless startup Mindgrove Technologies secures $8million in Series A Funding round from Rocketship.vc and Speciale Invest
- SilabTech awarded the most promising startup in the Indian Hardware Manufacturing sector
- Indian startup Calligo leverages POSIT with RISC-V for high-performance computing
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA