Video: Where hardware and software collide
Dylan McGrath, EE Times
(04/03/2009 8:55 PM EDT)
SAN JOSE, Calif.—Chipmakers are taking on responsibility for the development of more embedded software, resulting in a clash of cultures between hardware designers and software developers and necessitating a more system-level approach to design, according to executives on a panel discussion at ESC Silicon Valley this week.
Chris Rowen, chief technology officer at chip and IP vendor Tensilica Inc., said his company tackles this clashing of cultures by work with both sides to understand what pressures they are under—reliability and flexibility on the hardware side, and power efficiency and cost on the software side.
Ultimately, Rowen said, program managers and system designers or whoever is responsible for the combination hardware and software deliverable is the "ultimate arbitrator in how you bring these two together." Rowen added that the emergence of multicore architecture has contributed to the blurring of hardware and software design.
(04/03/2009 8:55 PM EDT)
SAN JOSE, Calif.—Chipmakers are taking on responsibility for the development of more embedded software, resulting in a clash of cultures between hardware designers and software developers and necessitating a more system-level approach to design, according to executives on a panel discussion at ESC Silicon Valley this week.
Chris Rowen, chief technology officer at chip and IP vendor Tensilica Inc., said his company tackles this clashing of cultures by work with both sides to understand what pressures they are under—reliability and flexibility on the hardware side, and power efficiency and cost on the software side.
Ultimately, Rowen said, program managers and system designers or whoever is responsible for the combination hardware and software deliverable is the "ultimate arbitrator in how you bring these two together." Rowen added that the emergence of multicore architecture has contributed to the blurring of hardware and software design.
To read the full article, click here
Related Semiconductor IP
- ONFI/Toggle IP
- 8 - 24MHz Xtal Oscillator on TSMC 22nm
- 32kHz Xtal Oscillator on TSMC 22nm
- 1.056GHz SSCG PLL on TSMC 40nm
- 1.25GHz Multiplying PLL on TSMC 40nm
Related News
- CoWare to Showcase its ESL Design Solutions at Upcoming Design Automation Conference, June 7-11 in San Diego
- Sonics integrates SMART Interconnect IP with Cadence and Coware Electronic System-Level (ESL) design-for-verification flow
- ESL startup tools for processor-based design
- ESL tools: Are EDA giants in the game?
Latest News
- SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
- Perceptia Releases Design Kit for pPLL03 on Samsung Foundry 14LPU Platform
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution