England's ClearSpeed to roll out network-processor IP core next week
England's ClearSpeed to roll out network-processor IP core next week
By Semiconductor Business News
June 7, 2001 (2:54 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010607S0082
BRISTOL, England -- Look for ClearSpeed Technology Ltd., formally known as PixelFusion, to become the latest company to enter the network processor fray. On June 11, ClearSpeed of the United Kingdom will unveil a radical new network processing architecture said to be 16 times more powerful than competing products on the market. The announcement, expected at next week's Embedded Processor Forum in San Jose, will include details of a chip said to process data at speeds from 2.5- to 40-gigabits-per-second. ClearSpeed was originally developing a graphics chip, but the company bailed out of the market to focus on the networking ICs. With its network processor architecture, the company will take an intellectual-property (IP) core approach to the market.
Related Semiconductor IP
- GPU
- V-by-One Verification IP
- AI model compression IP
- Hardware compressed memory IP for CXL devices and chip-to-chip links
- Hardware link (de)compression IP for die-to-die, chip-to-chip, and DRAM interfaces
Related News
- Noesis Technologies releases its Ultra High Speed FFT/IFFT processor IP Core
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- BrisbaneSilicon publishes Beta Release of its Lumorphix Processor IP Core
- Breker Verification Systems and Frontgrade Gaisler Collaborate on High-Reliability RISC-V Fault-Tolerant Processor Core
Latest News
- TSMC Boosts 2026 Expansion Budget, Adds $100B to U.S. Investment
- ZeroPoint Technologies Announces ZeroStream
- TSMC Reports Second Quarter EPS of NT$27.25
- Rapidus and Cadence Partner on Agentic AI for Advanced SoC Design
- Defacto’s SoC Compiler Drastically Improved Productivity of L&T Semiconductor Technologies