DSP Group taps Tality as SoC design center
DSP Group taps Tality as SoC design center
By Michael Santarini, EE Times
August 29, 2000 (3:49 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000829S0064
SAN JOSE, Calif. DSP Group Inc. has approved Tality Corp., the electronic design services spin-off of Cadence Design Systems Inc., as a system-on-chip (SoC) design center for its customers. Under the nonexclusive agreement, Tality will provide design-to-manufacture chips to licensees of DSP Group's SmartCores family, the companies said.. The certification will give Tality greater access to DSP Group's new technology and intellectual property (IP), which Tality will integrate into SoC designs for mutual customers. Tality will also tap DSP Group's SmartCores IP to produce hard cores that comply with the design rules of target foundries. Tality's primary SoC design center, in Livingston, Scotland, created the Aplio Trio, a single-chip processor for Internet telephony that contains two Oak DSP cores from DSP Group.
Related Semiconductor IP
- Verification IP for MIPI SoundWire
- 100M/1G/ TSN Endpoint DO-254 IP Core
- Image Signal Processor
- H.265 / HEVC Video Codec
- H.264 / AVC Video Encoder
Related News
- Aion Silicon Expands Barcelona Design Center to Meet Surging Demand for ASIC and SoC Solutions
- ESWIN Computing Pairs SiFive CPU, Imagination GPU and In House NPU in Latest RISC-V Edge Computing SoC
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Imagination GPU Powers Renesas R-Car Gen 5 SoC
Latest News
- Weebit Nano Q1 FY27 Activities Update
- INTERA Launches EAGLE Cognit, Bringing Ultra-Low-Power Near-Memory AI Acceleration to Next-Generation Edge Devices
- AeroTSN-EP in Action: SOC-E Brings Live Aerospace TSN Demonstration to A&D TSN Summit 2026
- Agnisys and Axiomise Collaborate to Accelerate NoC Design and Formal Sign-off
- TSMC Reports Third Quarter EPS of NT$29.43