DSP Group taps Tality as SoC design center
DSP Group taps Tality as SoC design center
By Michael Santarini, EE Times
August 29, 2000 (3:49 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000829S0064
SAN JOSE, Calif. DSP Group Inc. has approved Tality Corp., the electronic design services spin-off of Cadence Design Systems Inc., as a system-on-chip (SoC) design center for its customers. Under the nonexclusive agreement, Tality will provide design-to-manufacture chips to licensees of DSP Group's SmartCores family, the companies said.. The certification will give Tality greater access to DSP Group's new technology and intellectual property (IP), which Tality will integrate into SoC designs for mutual customers. Tality will also tap DSP Group's SmartCores IP to produce hard cores that comply with the design rules of target foundries. Tality's primary SoC design center, in Livingston, Scotland, created the Aplio Trio, a single-chip processor for Internet telephony that contains two Oak DSP cores from DSP Group.
Related Semiconductor IP
- GPU
- V-by-One Verification IP
- AI model compression IP
- Hardware compressed memory IP for CXL devices and chip-to-chip links
- Hardware link (de)compression IP for die-to-die, chip-to-chip, and DRAM interfaces
Related News
- Aion Silicon Expands Barcelona Design Center to Meet Surging Demand for ASIC and SoC Solutions
- ESWIN Computing Pairs SiFive CPU, Imagination GPU and In House NPU in Latest RISC-V Edge Computing SoC
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Imagination GPU Powers Renesas R-Car Gen 5 SoC
Latest News
- TSMC Boosts 2026 Expansion Budget, Adds $100B to U.S. Investment
- ZeroPoint Technologies Announces ZeroStream
- TSMC Reports Second Quarter EPS of NT$27.25
- Rapidus and Cadence Partner on Agentic AI for Advanced SoC Design
- Defacto’s SoC Compiler Drastically Improved Productivity of L&T Semiconductor Technologies