Movellus Brings Power Optimization IP to Samsung Electronics’ Advanced Nodes
Equips AI and HPC chip designers with on-die power optimization and advanced telemetry IP to unlock next-generation power efficiency.
Vendor:
Movellus, Inc.
Category:
Power Management Unit
Scalable, On-Die Voltage Regulation
Aeonic™ Power is a family of on-die regulators, built to meet the complex power delivery needs of high-performance ICs and chiple…
Overview
Aeonic™ Power is a family of on-die regulators, built to meet the complex power delivery needs of high-performance ICs and chiplets. The product family employs a scalable architecture to meet the wide-ranging energy needs of design teams.
Aeonic Power™ HC is designed to enable energy optimization for digital cores and logic blocks, while the Aeonic Power™ LN will help simplify power delivery schema for die-to-die interfaces.
Aeonic Power™ HC is designed to enable energy optimization for digital cores and logic blocks, while the Aeonic Power™ LN will help simplify power delivery schema for die-to-die interfaces.
Key features
- Energy Optimization
- The Aeonic Power™ HC can reduce energy consumption by up to 15% by enabling per-core DVFS, static IR drop mitigation, and virtual power islands.
- Chiplet Enablement
- Power distribution for chiplets require multiple power planes and have stringent isolation requirements. Aeonic Power™ LN can simplifly power distribution for die-to-die solutions and help eliminate inductive filters.
- PDN Robustness
- The Aeonic Power™ product family can help improve the robustness of your power delivery network (PDN) with static IR drop compensation, suppression of upstream noise, and ability to leverage VDD power rails across the chip
What’s Included?
- Soft IP
Specifications
Identity
Part Number
Aeonic Power™
Vendor
Movellus, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Power Management Unit IP core
A Bench-to-In-Field Telemetry Platform for Datacenter Power Management
Today, Movellus is announcing Aeonic Insight PDNIQ 2, a bench-to-in-field telemetry platform for datacenter power management that enables SoCs to run at their true power and performance limits across the full bench-to-in-field cycle.
Movellus Partners with Synopsys to Deliver Power Efficiency for Next Generation IC’s
Movellus announced the inclusion of its clocking technology in the Synopsys Silicon Lifecycle Management (SLM) IP portfolio, directly addressing power challenges facing complex chips in the age of AI. The Synopsys SLM Advanced Clock Generator (“ACG”) IP serves as the foundation for real-time power optimization, enabling power architects to dynamically adapt SoC profiles to environmental and workload changes optimizing performance and power.
Movellus Advanced Clocking IP Selected for QuickLogic’s Strategic Radiation Hardened FPGA Program
Movellus Aeonic Generate™ IP Family Continues Expansion in Defense and Space Applications
Movellus Debuts Industry-First On-Die Power Delivery Network Analyzer
Aeonic Insight PDN IQ arms industry with unprecedented transistor-level PDN visibility and analytics that spans the entire product cycle from bench to in-field monitoring
Movellus and RTX’s SEAKR Engineering Collaborate on Advancing Mission-Critical ASICs
Movellus announced today that RTX’s, SEAKR Engineering, LLC, selected the Aeonic™ Generate Intellectual Property (IP) Platform for its next-generation radiation-tolerant ASIC designs.
Semiconductor IP FAQ
What is Scalable, On-Die Voltage Regulation?
Scalable, On-Die Voltage Regulation is a Power Management Unit IP core from Movellus, Inc. listed on Semi IP Hub.
How should engineers evaluate this Power Management Unit?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Power Management Unit IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.