DOLPHIN INTEGRATION announces the best noise and linearity performances on the market of its circuit for space application
Grenoble, France – April 26, 2013 --Dolphin Integration demonstrates the excellence of its expertise in design and integration services through the development of a new circuit showing performances never reached. This development was performed in the frame of the preparation of the “Loft mission”, scientific satellite of X-ray detection, in close collaboration with IRAP (Institut de Recherche en Astrophysique et Planétologie) laboratory and CNES (Centre National d’Etudes Spatiales).
This circuit aims to interface with a SDD sensor (Silicon Drift Detector). It embeds complex and low noise analogic blocs like a pre-amplifier, a shaper and a peak & hold. It offers the best noise and temperature linearity performances on the market: the noise was measured at 21.6 electrons at 25°C, which is twice better than most of this type of circuits on this market!
These performances were achieved while respecting the low power consumption constraint with a result under 320 µA at 1.8 V.
The silicon measurements are fitting perfectly the initial specification of the circuit and the simulations. They were realized on prototypes using a 180 nm technology, at temperatures between -50°C and +25°C.
“IRAP had the technical responsibility of the R&D contract signed between Dolphin Integration and the CNES for the study of this ASIC: functionality and performance specification and development follow-up. The low-noise and low-power consumption constraints were huge and the development schedule was very short (5 months). Thanks to a close collaboration with the development team of Dolphin and its efficiency, the tape-out date was respected. The noise and power consumption specifications are reached.
This is a good collaboration example between a research laboratory, the CNES and the industry, which results in a high performance product. The next step of this collaboration will target an ASIC close to the instrument needs of LOFT” declared Alain Cros, ASIC project leader for the LOFT mission.
Thanks to this success, the ASIC designers of Dolphin Integration demonstrate their knowledge at the state-of-the-art and strengthen their leadership in mixed signal ASIC.
For more information, visit our website or rush to contact our Business Manager.
About Dolphin Integration
Dolphin Integration contribute to "enabling mixed signal Systems-on-Chip". Their focus is to supply worldwide customers with fault-free, high-yield and reliable kits of CMOS Virtual Components of Silicon IP, based on innovative libraries of standard cells, flexible registers and low-power memories. They provide high-resolution converters for audio and measurement, regulators for efficient power supply networks, application optimized micro-controllers.
They put emphasis on resilience to noise and drastic reductions of power-consumption at system level, thanks to their own EDA solutions missing on the market for Application Hardware Modeling as well as early Power and Noise assessment. In addition strong experiences in ASIC/SoC design and fabrication, plus privileged foundry portal even for small or medium volumes, make them a genuine one-stop shop covering all customers’ needs for specific requests.
Related Semiconductor IP
- Dual Channel 8b D/A Converter - TSMC T40ULP
- Dual Channel 12b D/A Converter - TSMC T40ULP+ESF3
- 8bit D/A Converter - TSMC 22nm ULP
- 12bit 2MSps A/D Converter - TSMC T22ULP
- TSMC 2nm 1V2 GPIO
Related News
- CAES Collaborates with Lattice Semiconductor to Provide Radiation-Tolerant FPGAs for Distributed Satellite Computing Applications
- CAES Design Win of RISC-V/NOEL-V IP for Idaho Scientific Secure Processor for US Critical Infrastructure
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- Tensilica Processor Technology to Power Hughes Network Systems' Next Generation Spaceway Satellite Network
Latest News
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer
- Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder