Denali's Sanjay Srivastava Named to EDA Consortium Board of Directors
Palo Alto, Calif. - November 15, 2004
- Denali today announced that Sanjay K. Srivastava, president, chief executive officer (CEO) and co-founder of Denali Software Inc., was named to the nine-member Electronic Design Automation (EDA) Consortium Board of Directors.
Srivastava fills the 2004-2006 board seat vacated by Bernie Aronson, the current president and CEO of Kilopass, who was previously CEO of Synplicity Inc.
The EDA Consortium represents more than 100 companies in the multi-billion dollar EDA industry. The EDA Consortium Board of Directors is made up of CEOs from member EDA companies who have been elected by the membership to represent them. Current directors are elected to serve two-year terms.
In making the announcement, Dr. Walden Rhines, EDA Consortium chairman, and chairman and CEO of Mentor Graphics Corporation, said: "Sanjay is a true entrepreneur. Over its 10-year history, Denali has grown from being a privately held, one-product company with no outside funding to a strong provider of EDA tools and IP solutions. This is an impressive accomplishment in any industry, and we look forward to his contributions as an active member of the board."
Srivastava has more than 12 years of experience in the EDA and semiconductor intellectual property (IP) industries. Before co-founding Denali, he was director of engineering at Vantage Analysis Systems. He holds a master's degree in Electrical Engineering from the University of Illinois at Urbana-Champaign and a B.Tech in Electrical Engineering from the Indian Institute of Technology in Kanpur, India.
About Denali
Denali Software Inc. is the world's leading provider of EDA tools and SIP solutions for chip interface design, integration and verification. Denali's Databahn(TM) Design IP products offer fully configurable design cores for complex interfaces such as SATA II and DDR-based memory systems. Denali's PureSpec(TM) Verification IP product supports all complex interfaces, including PCI Express, Advanced Switching Interconnect (ASI), USB, and SATA II. More than 400 companies worldwide use Denali's tools, technology, and services to design and verify complex chip interfaces for communication, consumer, and computer products. For more information, visit Denali at www.denali.com or contact Denali at: (650) 461-7200.
About the EDA Consortium
The EDA Consortium is the international association of companies that provide tools and services that enable engineers to create the world's electronic products. EDA is the critical technology used to design electronics for the communications, computer, space technology, medical and industrial equipment and consumer electronics markets among others.
The EDA Consortium office is located at 111 West Saint John Street, Suite 220, San Jose, Calif. 95113, USA. For more information about the Consortium and how to become a member, call (408) 287-3322 or visit www.edac.org.
Denali, The Denali logo, Databahn, eMemory, MMAV, and PureSpec are trademarks of Denali Software Inc. PCI Express is a trademark of PCI-SIG. All other trademarks are the property of their respective owners.
Related Semiconductor IP
- 1.6T Ultra Ethernet Controller
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
Related News
- Sanjay Srivastava, Former Denali CEO, Joins Proton Digital Systems as Executive Chairman
- Carlos Mazure, EVP of Soitec and Chairman of the SOI Industry Consortium, Joins Silvaco Board of Directors
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Q&A: Denali's Srivastava bridges EDA, IP domains
Latest News
- Imec unlocks fourfold UWB range extension using world-first narrowband receiver chip compliant with IEEE 802.15.4ab standard
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology