Data Movement Depends on PCIe
NVMe, CXL relying on bandwidth advances of ubiquitous bus standard
By Gary Hilson, EETimes (August 10, 2021)
The Peripheral Component Interconnect Express (PCIe) bus standard has a lot riding on it. Or perhaps more accurately, needs to accommodate a lot of data flowing through it.
Both the relatively mature Non-Volatile Memory Express (NVMe) protocol as well as the fledgling yet rapidly evolving Compute Express Link (CXL) are leveraging the ubiquity of PCIe, with 6.0 expected to be widely released by the end of 2021.
Mark Orthodoxou, director of Microchip Technology’s data center business unit said, the value of PCIe is its ubiquity in that it’s interoperable across CPUs, and it openness has allowed for an ecosystem to be built around it. He said the drawbacks of PCIe stem from it becoming quite complex over time, but those challenges are surmountable because there’s lots of licensable IP that can be drawn upon.
To read the full article, click here
Related Semiconductor IP
- PCIe Gen4 RX/TX IP Supporingt PCIe 1.0/2.0/3.0/4.0 up to 16Gbps. CTLE boosts up to 18dB at 8GHz
- PCIe Gen 6 Subsystem
- PCIe Controller IP
- Verification IP for PCIe
- PCIe Gen 7 Verification IP
Related News
- Rambus Unveils PCIe 7.0 IP Portfolio for High-Performance Data Center and AI SoCs
- MIPS I8500 Processor Orchestrates Data Movement for the AI Era
- InfiniNode secures EUR 2 million financing to advance on-chip data movement technologies for next-generation compute systems
- Power management movement shows energy
Latest News
- Openchip unveils BER10: Europe’s new sovereign chip is here
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection