Data Movement Depends on PCIe
NVMe, CXL relying on bandwidth advances of ubiquitous bus standard
The Peripheral Component Interconnect Express (PCIe) bus standard has a lot riding on it. Or perhaps more accurately, needs to accommodate a lot of data flowing through it.
Both the relatively mature Non-Volatile Memory Express (NVMe) protocol as well as the fledgling yet rapidly evolving Compute Express Link (CXL) are leveraging the ubiquity of PCIe, with 6.0 expected to be widely released by the end of 2021.
Mark Orthodoxou, director of Microchip Technology’s data center business unit said, the value of PCIe is its ubiquity in that it’s interoperable across CPUs, and it openness has allowed for an ecosystem to be built around it. He said the drawbacks of PCIe stem from it becoming quite complex over time, but those challenges are surmountable because there’s lots of licensable IP that can be drawn upon.
To read the full article, click here
Related Semiconductor IP
- PCIe Gen4 RX/TX IP Supporingt PCIe 1.0/2.0/3.0/4.0 up to 16Gbps. CTLE boosts up to 18dB at 8GHz
- PCIe Gen 6 Subsystem
- PCIe Gen 6 IP Core
- PCIe Controller IP
- Verification IP for PCIe
Related News
- Rambus Unveils PCIe 7.0 IP Portfolio for High-Performance Data Center and AI SoCs
- MIPS I8500 Processor Orchestrates Data Movement for the AI Era
- InfiniNode secures EUR 2 million financing to advance on-chip data movement technologies for next-generation compute systems
- Power management movement shows energy
Latest News
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B
- Aion Silicon Named Design Solution Associate in New Rapidus CORE Ecosystem for 2nm Semiconductors
- Arteris Wins Funding to Expand Hardware Design Supply Chain Security Assurance for the Trusted and Assured Microelectronics Program
- UMC Reports Sales for September 2026
- LUBIS EDA Launches FormalOS: Infrastructure for Systematic, Scalable Formal Verification