Compiler development in Mentor environment
Compiler development in Mentor environment
By David Larner, Embedded Systems
October 4, 2001 (10:27 a.m. EST)
URL: http://www.eetimes.com/story/OEG20011004S0026
ACE Associated Compiler Experts (ACE) has joined Mentor Graphics' Certified Technology Provider (CTP) programme. ACE will offer its CoSy compiler development system to members of the Mentor's Embedded Technology Adoption Program (ETAP). CoSy generates compilers for use with embedded processors and digital signal processors (DSPs). The software will be linked with Mentor's XRAY debugger technology in an integrated environment.
Related Semiconductor IP
- GPU
- V-by-One Verification IP
- AI model compression IP
- Hardware compressed memory IP for CXL devices and chip-to-chip links
- Hardware link (de)compression IP for die-to-die, chip-to-chip, and DRAM interfaces
Related News
- QuickLogic Collaborates with Mentor to Provide Seamless Design Environment for eFPGA Technology
- CoWare's Latest Software Release Aligns Strategic Technologies into Cohesive, Platform-driven ESL Design Environment
- Xilinx Chooses SiliconSystems as Preferred Storage Supplier for System ACE Development Environment
- Philips Handshake Solutions releases 5th generation clockless IC design environment with improved layout and testing
Latest News
- TSMC Boosts 2026 Expansion Budget, Adds $100B to U.S. Investment
- ZeroPoint Technologies Announces ZeroStream
- TSMC Reports Second Quarter EPS of NT$27.25
- Rapidus and Cadence Partner on Agentic AI for Advanced SoC Design
- Defacto’s SoC Compiler Drastically Improved Productivity of L&T Semiconductor Technologies