Commentary: IP Headaches Grow
By Ed Sperling -- Electronic News, 2/10/2004
Monterey, Calif.—A lack of standards in the intellectual property world is making it far more difficult to jumpstart the merchant IP market, in many cases forcing end customers to verify various IP blocks and make sure they work together as planned.
“The notion of IP re-use has been around for about 10 years,” said David Lautzenheiser, VP of marketing at Sonics. “What has held it back is a lack of standards. It’s pretty much up to the user to make it work together. We think that’s a model that’s definitely broken.”
Click here to read more ....
Monterey, Calif.—A lack of standards in the intellectual property world is making it far more difficult to jumpstart the merchant IP market, in many cases forcing end customers to verify various IP blocks and make sure they work together as planned.
“The notion of IP re-use has been around for about 10 years,” said David Lautzenheiser, VP of marketing at Sonics. “What has held it back is a lack of standards. It’s pretty much up to the user to make it work together. We think that’s a model that’s definitely broken.”
Click here to read more ....
Related Semiconductor IP
- AES-GCM - Authenticated Encryption and Decryption
- AES-GCM Authenticated Encryption and Decryption
- AES-GCM - Authenticated Encryption and Decryption
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
Related News
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- Terago, EmpowerTel grow chip business from system roots
- CAST Processor IP Offerings Grow with New DSP and Z80-Compatible Cores
- Mosaid revenues grow 89% from patent license, test shipment, R&D
Latest News
- Global Semiconductor Sales Increase 25% from Q4 2025 to Q1 2026
- Tord Larsson-Steen appointed new CEO of Shortlink
- GUC Collaborate with Wiwynn to Advance Silicon-to-System Infrastructure for Next-Generation Hyperscale AI
- Two Weebit Nano product customers tape-out; one already demonstrating a functional prototype
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap