Clear Logic raises another $10.5 million
Clear Logic raises another $10.5 million
By Crista Souza, EBN
December 19, 2001 (6:17 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011219S0050
Although the legality of its technology is being challenged, Clear Logic Inc. continues to win the confidence of investors. The San Jose company, which offers a process for converting Altera Corp.'s programmable logic devices into low-cost ASICs, today said it has closed a deal for an additional $10.5 million in funding, in the form of debt financing through a private placement. The debt offering was placed with Clear Logic's existing shareholder base, which includes Integrated Device Technology Inc., J. & W. Seligman and Co., Berg and Berg, Adam Smith and Co. interests, Silicon Valley Equity Funds, and Clear Logic management. Last year, Clear Logic raised $12 million through equity financing. "We would expect a final, smaller round to be sufficient next year to take us to cash flow breakeven," said chief financial officer, Mike Gumport, in a released statement. Clear Logic develops and markets pin-compatible ASICs transferred from Alter a-based FPGA designs. The conversion process uses the customer's bitstream to replicate the FPGA's functionality and pin-out in a smaller silicon area. The bitstream-based conversion technique is the subject of a 1999 lawsuit by Altera, San Jose, which claims Clear Logic is infringing its chip design technology. The suit is still pending a trial date in a San Jose federal court. Meanwhile, Clear Logic recently received a patent for the technology, which it claims predates Altera's own FPGA-to-ASIC conversion technology.
Related Semiconductor IP
- CXL Controller With HPC Features (Spec Version 3.0 and Above)
- AP Memory VHM Controller
- High-performance, commercial-grade RISC-V CPU Core IP
- SWI3S Verification IP
- Secure Boot Loader
Related News
- QuickLogic Raises Approximately $3.2 Million with Strategic Investment by Institutional Investors
- Aniah raises €6 million to speed up the deployment of its verification and design support software for semiconductors
- ZeroPoint Technologies raises EUR 3.2 million in seed funding to reduce energy consumption of data centers by more than 25%
- Qualinx Raises €8 Million to Bring Game-Changing Digital RF Technology to Market
Latest News
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer
- Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder