ChipIdea Characterized USB2.0 PHY Transceiver Macrocells.
Porto Salvo – October 16, 2003, Chipidea broadens its offering of USB2.0 PHY Transceiver Macrocell 0.18 um solutions in the world leading foundries, including Tower, TSMC, UMC, Chartered and SMIC.
Chipidea’s USB2.0 PHY solutions are based on a modular platform concept that supports several customer-specific flavors, including Device and Host applications. They all have a very compact layout (Core area ~0.8 mm2). They offer the best energy efficiency on the market with 120 mW power dissipation in HS Transmission Mode, and include the following features:
Chipidea’s USB2.0 PHY solutions are based on a modular platform concept that supports several customer-specific flavors, including Device and Host applications. They all have a very compact layout (Core area ~0.8 mm2). They offer the best energy efficiency on the market with 120 mW power dissipation in HS Transmission Mode, and include the following features:
- UTMI Intel specification compliant
- USB2.0 Integration in both Device and Host applications
- Serialize and de-serialize the parallel data for transmitter and receiver, respectively.
- 8-bit and 16-bit parallel interface
- Supports 480 Mbit/s "High Speed" (HS), 12 Mbit/s “Full Speed” (FS), "Low Speed" (LS) and 1.5 Mbit/s serial data transmission rates.
- Enhanced testability for reducing production testing cost
- Fully integrated terminating resistors.
Related Semiconductor IP
- 100M/1G/ TSN Endpoint DO-254 IP Core
- Image Signal Processor
- H.265 / HEVC Video Codec
- H.264 / AVC Video Encoder
- Crest Factor Reduction
Related News
- Unveiling Silicon-proven USB 3.0 PHY IP Core in 22nm, Elevating High-Speed Data Transmission with Advanced Transceiver Technology, backward compatible with USB 2.0
- Arasan Announces immediate availability of its Total IP for Embedded USB2 (eUSB2) with Controller and PHY
- Global IP Core Launches Licensable Zigbee Transceiver PHY IP Core
- ChipIdea's Analog Front-End for Power Line Communications Modem sucessfully integrated in INSONET transceiver chip
Latest News
- INTERA Launches EAGLE Cognit, Bringing Ultra-Low-Power Near-Memory AI Acceleration to Next-Generation Edge Devices
- AeroTSN-EP in Action: SOC-E Brings Live Aerospace TSN Demonstration to A&D TSN Summit 2026
- Agnisys and Axiomise Collaborate to Accelerate NoC Design and Formal Sign-off
- TSMC Reports Third Quarter EPS of NT$29.43
- ChipAgents Collaborates With NVIDIA to Launch Build-A-Chip-Bench for Autonomous Chip Design and Implementation