CEVA to Demonstrate Industry's Lowest Cost-Per-Channel Voice over IP Platform at Spring VON 2006
Visit Booth #1638 at VON to View CEVA-VoP Demo
SAN JOSE, Calif., Spring VON 2006, March 14, 2006 - CEVA, Inc. (Nasdaq: CEVA; LSE: CVA), the leading licensor of digital signal processor (DSP) cores, multimedia, GPS and storage platforms to the semiconductor industry, today announced it will showcase the Industry's lowest cost-per-channel Voice over IP (VoIP) platform at Spring VON, San Jose, California, 14-17 March 2006, at Booth #1638.
At the show, CEVA will be demonstrating end-to-end VoIP conversation based on the latest CEVA-VoP™ development platform, which incorporates the CEVA-TeakLite-II™ high-performance DSP engine and the Xpert-TeakLite-II™ integrated subsystem, enabling voice coding, packet processing, and telephony functions.
CEVA-VoP is the latest in a line of DSP-based hardware and software application platform solutions, taking licensable Intellectual Property to new heights of system level integration. Such application platforms offer CEVA customers easy design integration together with cost, power and time-to-market benefits for developing a range of applications including mobile multimedia, digital audio and GPS. CEVA is committed to providing its customers with the industry's leading DSP technologies and ongoing support required to take CEVA-powered products from conception to delivery.
Targeting cost-sensitive applications, including dual-mode VoIP/cellular phone applications and residential gateways, CEVA-VoP is a low-power, low-cost VoIP platform containing all the necessary hardware, software and development tools that will allow product developers to easily incorporate VoIP functionality into their system-on-chips (SoCs). CEVA-VoP supports various application profiles by enabling configurability of the number and type of voice channels (1-8, utilizing G.711, G.726, G.729AB, G.723.1 and others), echo cancellation, fax relay, telephony features (tone generation/detection, caller ID, etc.) and Real Time Transport Protocol (RTP).
Complete feature details can be found at: http://www.ceva-dsp.com/vop .
About CEVA, Inc.
For more information about CEVA, Inc, visit the about section of our website.
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Lattice Announces MachXO3 FPGA Family; Most Advanced, Lowest Cost per I/O Programmable Bridging and I/O Expansion Solution
- Virage Logic Reports Second-Quarter Fiscal 2006 Results; Revenues up 11% and Royalties up 46% Sequentially; GAAP EPS of $0.01, Including $0.05 Per Share of After-Tax Stock-Based Compensation Expense
- Lattice Semiconductor Announces Lowest Cost Design Platform for FPGAs With Configurable SERDES
- Altera Ships Cyclone V Family - the Lowest Power, Lowest Cost 28-nm FPGAs Available on the Market Today
Latest News
- ESD Alliance Reports Electronic System Design Industry Posts $5.7 Billion in Revenue in Q1 2026
- New JEDEC® SPHBM4 Standard Enables HBM4-Class Bandwidth on Organic Substrates
- INCIRT Announces Availability of Its PLL Series in the GlobalFoundries (GF) GlobalSolutions™ Ecosystem
- Imec and Diraq demonstrate first coherent operation of eight silicon MOS spin qubits fabricated in a 300mm CMOS-compatible foundry process
- RISC-V Is Inevitable, State of the Union Keynote Argues