CEO interview: Walter Goodwin, Fractile
By Nick Flaherty, eeNews Europe (February 4, 2025)
UK chip designer Fractile is on the way to producing AI chips for datacentres. The company is developing an in-memory compute (IMC) architecture for AI inference in the datacentre with RISC-V technology and SRAM memory and is taping out test chips from its teams in London and Bristol.
The company is also developing reference designs all the way up to rack systems in cloud datacentres.
“Internally things are moving forward, we have multiple test chips planned for this year and a tapeout next month,” CEO Walter Goodwin tells eeNews Europe. “There’s also been a lot of external movement that corroborates our strategy.”
The lessons from Chinese AI technology developer DeepSeek has also helped, he says.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- CEO interview: S3 Semi ready for custom opportunity
- CEO interview: Flex Logix' Geoff Tate on licensing FPGA
- CEO interview: The importance of being agile
- CEO interview: Globalfoundries' Tom Caulfield on the European project
Latest News
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection
- PUFsecurity, subsidiary of eMemory, Advances Hardware-anchored Trust for AI Infrastructure at OCP APAC 2026