CAD benchmarks may improve MP3/MPEG decoders
Richard Goering, EE Times
(06/26/2007 9:30 PM EDT)
Will an effort to develop public domain benchmarks for CAD research lead to more energy-efficient MP3 and MPEG2 decoders? It's a possibility, according to researchers at McMaster University in Hamilton, Ontario (Canada).
Frustrated by the lack of public domain benchmarks for real-world applications, Nicola Nicolici, associate professor of electrical and computer engineering at McMaster University, joined with two graduate students to develop Verilog source files for MP3 audio and MPEG2 audio/video decoders. What started as a side project to build benchmarks for CAD research has turned into a full-time effort to improve the energy efficiency of MP3 and MPEG2 micro-architectures.
(06/26/2007 9:30 PM EDT)
Will an effort to develop public domain benchmarks for CAD research lead to more energy-efficient MP3 and MPEG2 decoders? It's a possibility, according to researchers at McMaster University in Hamilton, Ontario (Canada).
Frustrated by the lack of public domain benchmarks for real-world applications, Nicola Nicolici, associate professor of electrical and computer engineering at McMaster University, joined with two graduate students to develop Verilog source files for MP3 audio and MPEG2 audio/video decoders. What started as a side project to build benchmarks for CAD research has turned into a full-time effort to improve the energy efficiency of MP3 and MPEG2 micro-architectures.
To read the full article, click here
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Arithmetic Processing IP Core for MP3 Decoders Feature Smallest Circuit Size and Lowest Power Consumption
- Axis' Verification Tools Selected by Vweb to Speed the Development of New MPEG CODEC <!-- verification -->
- Chameleon cuts staff, plans to improve processor
- Genesys Testware Adds Support for Fuse Arrays to Improve the Yield of Embedded Memories
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms