Dolphin Integration launches a new breed of cache controller, dynamically self-configured to minimize power consumption
Grenoble, November 6th, 2009 -- The Enabler of mixed signal Systems-on-Chip proposes a new breed of cache controller, dynamically self-configured to minimize power consumption.
Traditional cache controllers are offered to improve the system frequency, involving a CPU and its program memory. But these caches are not concerned with power consumption. As a consequence, these solutions do not fit applications targeting low power.
To bridge this gap, Dolphin Integration offers a new breed of cache controller: I-Stratus-LP.
It reduces power consumption up to 8 times compared with a system without any cache, and up to 4 times compared with a system containing a conventional cache.
Moreover, I-Stratus-LP is dynamically self-configured. During the run of the application program, it smartly adapts its configuration in real-time for reaching the lowest power consumption with each sub-programs. As a result, not only its use is really easy but also the choice between its options is reduced to gross architectural dimensions (e.g. 16 bit CPU): no need for detailed knowledge to choose the best configuration, I-Status-LP will do it on-line!
This innovation enables a SoC designer to use the same solution in different projects without spending time for each of them to define the cache controller parameters (associativity, cache line size, cache memory capacity etc.). Not only it reduces costs as investment and training expenses, but also these savings in development times reduce significantly Time-To-Market.
“I-Stratus-LP satisfies customers a single application program needing more than the average performances expected from a rigid cache configuration. The dynamical self-configuration enables to fit each variation of the application program,” confides Aurelie Descombes, Product Manager for microcontrollers at Dolphin Integration. “But I-Stratus-LP enables to develop a SoC intended to support multiple application programs as well. Thanks to the block-busting cache solution from Dolphin Integration, the power consumption is minimized whatever the contents of the application program.”
In order to benefit from a free evaluation or if you want more information, click here or contact logic@dolphin.fr.
Related Semiconductor IP
- Ultra Ethernet MAC & PCS 100G/200G/400G/800G
- Ethernet PCS 100G/200G/400G/800G/1.6T
- Ethernet MAC 100G/200G/400G/800G/1.6T
- Junction Over-Temperature Detector with Linear Centigrade-to-Voltage Output - X-FAB XT018
- Performance P570 Gen 3
Related News
- Andes Technology's N25F RISC-V Processor Enables Superior Performance And Low Power For Phison's X1 Enterprise SSD Controller
- USB 4.0 Host and Device Controller IP Cores unleashing the Power of High-Speed Connectivity with tunnelling of Display Port and PCIe is now available for Licensing
- Unlock the Power of DisplayPort v1.4 Tx/Rx PHY and Controller IP Cores: Maximize the Potential of Your Next-Generation Products
- Socionext to Showcase Leading-Edge Technologies at CES 2024, Featuring Custom SoC Solutions, Low Power Sensors, Smart Display Controller, and Advanced Image Processor
Latest News
- SkyeChip Berhad Delivers 35.0% Net Profit Growth Ahead of Main Market Debut on 20 May 2026
- Quantum eMotion and JMEM TEK Sign Consortium Agreement to Accelerate Quantum-Resilient Semiconductor SoC Development
- Silvaco Announces Immediate Availability of Mixel MIPI C-PHY/D-PHY Combo IP on TSMC N2P Process
- BrainChip Strikes IP Licensing Deal with ASICLAND
- Arteris Technology Adopted by Li Auto for Intelligent Vehicles