Automating NoC Design Masters SoC Complexity
By Sally Ward-Foxton, EETimes | May 21, 2025
Today, we’re diving into the critical role of network-on-chip (NoC) design in modern system-on-chip (SoC) architectures. Designing efficient interconnects has become a major challenge as SoCs grow more complex, especially with the increasing integration of AI workloads. NoCs now account for a significant portion of silicon area, making it essential to get them right. Michal Siwinski, Chief Marketing Officer at Arteris, will join us in discussing how FlexGen, their network-on-chip IP technology, is revolutionizing NoC design through automation. We’ll explore why this is crucial for today’s chips, how it addresses the growing demands of AI, and what the future holds for NoC technology.
To read the full article, click here
Related Semiconductor IP
- FlexGen Smart Network-on-Chip (NoC) IP
- FlexNoC Interconnect IP
- Network-on-Chip (NoC)
- NoC Verification IP
- NoC System IP
Related News
- Cadence Accelerates SoC, 3D-IC and Chiplet Design for AI Data Centers, Automotive and Connectivity in Collaboration with Samsung Foundry
- Aion Silicon Joins Intel Foundry Accelerator Value Chain Alliance to Design and Deliver Best-in-Class ASIC and SOC Solutions
- 2025 TSMC OIP Ecosystem Forum Highlights Aion Silicon’s Leadership in Advanced SoC Design
- Andes and Arculus System Collaborate to Integrate iPROfiler™ into AndeSysC, Expanding Virtual Platform Support for RISC-V SoC Design
Latest News
- Moores Lab AI Announces CoverageAgent™; To Unveil Roadmap for Agentic Silicon Engineering Product Ecosystem at DAC 2026
- RISC-V Targets Data Centers, Edge AI, Space
- CEA‑Leti Advances European FD-SOI Innovation with GlobalFoundries’ Collaboration in the FAMES Pilot Line
- Baya Systems Announces Partnership with Openchip on Next-Gen Intelligent Compute
- Startup Ricursive to Create an End-to-End AI Model for Chip Design