Artisan boosts library bid; Siemens, Synopsys link up
Artisan boosts library bid; Siemens, Synopsys link up
By Michael Santarini, EE Times
March 8, 1999 (10:05 a.m. EST)
URL: http://www.eetimes.com/story/OEG19990308S0002
Library provider Artisan Components Inc. (Sunnyvale, Calif.) unveiled two programs-ServiceNet and EDANet-that aim to bring better services and software support to Artisan library customers.
In the first program, ServiceNet, Artisan has teamed with numerous design-services providers. The company said its ServiceNet members will provide a variety of design services to Artisan's library users, including tape-out, place-and-route and front-end design services.
In the second program, EDANet, the company has authorized several EDA companies to work with the Artisan libraries to provide enhanced tool support for Artisan users.
The company's new ServiceNet and EDANet programs initially include 21 EDA and services companies (some of which are members of both programs).
---
Siemens Microelectronics Inc. (Munich) and Synopsys Inc. (Sunnyvale) disclosed they are teaming up to develop a process-portable, software-synthesizabl e version of the Siemens C166 16-bit embedded MPU architecture.
Siemens said it will use the core to address the market for devices that combine the integration advantages of synthesizable cores with the application development simplicity of 16-bit microcontrollers. The companies see the new core as offering an upgrade path for 8-bit applications that need to accommodate higher functionality.
Deliverables for the synthesizable C166 core include a VHDL language description, register transfer-level (RTL) models, process-portable synthesis scripts, test-scan insertion scripts and a complete test/verification environment.
The first version of the synthesizable C166 core will be implemented in Siemens' C10 0.18-micron process technology, with later versions scaled for implementation on future Siemens process-technology generations. For more information, contact www.smi.siemens.com.
Related Semiconductor IP
- GPU
- V-by-One Verification IP
- AI model compression IP
- Hardware compressed memory IP for CXL devices and chip-to-chip links
- Hardware link (de)compression IP for die-to-die, chip-to-chip, and DRAM interfaces
Related News
- ARM Artisan Silicon-Verified Serial Link 200 PHY Series Available On Leading 90-Nanometer Processes
- Siemens' new Calibre DesignEnhancer boosts Samsung Foundry design quality and speeds time to market
- Siemens delivers AI- accelerated verification for analog, mixed-signal, RF, memory, library IP and 3D IC designs in Solido Simulation Suite
- Arm, ASE, BMW Group, Bosch, Cadence, Siemens, SiliconAuto, Synopsys, Tenstorrent and Valeo commit to join imec's Automotive Chiplet Program
Latest News
- TSMC Boosts 2026 Expansion Budget, Adds $100B to U.S. Investment
- ZeroPoint Technologies Announces ZeroStream
- TSMC Reports Second Quarter EPS of NT$27.25
- Rapidus and Cadence Partner on Agentic AI for Advanced SoC Design
- Defacto’s SoC Compiler Drastically Improved Productivity of L&T Semiconductor Technologies