ARM tips 64-bit 'big-little' processors, partners
Peter Clarke, EETimes
10/30/2012 4:53 PM EDT
Simon Segars, ARM's executive vice president and general manager of the processor and physical IP divisions, provided the details during a keynote talk at the ARM TechCon conference and exhibition here.
To read the full article, click here
Related Semiconductor IP
- CXL Controller With HPC Features (Spec Version 3.0 and Above)
- AP Memory VHM Controller
- High-performance, commercial-grade RISC-V CPU Core IP
- SWI3S Verification IP
- Secure Boot Loader
Related News
- TSMC and ARM set new benchmarks for performance and power efficiency with first announced FinFET silicon with 64-bit ARM big.LITTLE technology
- Andes Technology Features 32-bit A25MP and 64-bit AX25MP RISC-V Multicore Processors With Andes Custom Extension at TSMC 2019 Open Innovation Platform Ecosystem Forum
- Andes Technology Partners with WITTENSTEIN high integrity systems (WHIS) to Build Safety-Critical Solutions with RISC-V Processors
- C-DAC partners with MosChip and Socionext for design of HPC Processor AUM based on Arm architecture
Latest News
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer
- Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder