ARM's Lead Engineer Discusses Inexact Processing
Peter Clarke, EETimes
7/8/2013 09:25 AM EDT
Richard Grisenthwaite, lead processor architect with ARM, has said the company has thought about creating an inexact processor -- a processor that curtails precision to save power. The technique has echoes of fuzzy logic and probabilistic processing and uses reduced accuracy of multiplication and addition but manages the probability of errors building up.
Grisenthwaite, vice president of technology and an ARM Fellow, has been responsible for the ARM architecture for the last ten years or so. He is associated with the ARMv7 instruction set architecture and the Cortex range of processor cores, with the move to 64-bit computing with ARMv8, and the "big-little" strategy now being deployed in both ARMv7 and ARMv8. Big-little pairs a performance-optimized processor core (big) with a power-optimized core (little) and the software load is allowed to transition between them as part of a dynamic voltage and frequency scaling regime.
I met Grisenthwaite recently at an ARM-organized analysts' conference and so took the opportunity to ask him about inexact computing and the possibility of its deployment by ARM.
To read the full article, click here
Related Semiconductor IP
- Dual Channel 8b D/A Converter - TSMC T40ULP
- Dual Channel 12b D/A Converter - TSMC T40ULP+ESF3
- 8bit D/A Converter - TSMC 22nm ULP
- 12bit 2MSps A/D Converter - TSMC T22ULP
- TSMC 2nm 1V2 GPIO
Related News
- C-DAC partners with MosChip and Socionext for design of HPC Processor AUM based on Arm architecture
- Ventana Micro Selects Imperas Solutions for RISC-V Processor Verification
- Safety element for automobiles, production or health can be implemented on the own microcontroller chip: RISC-V processor AIRISC-SAFETY from Fraunhofer Institute for Microelectronic Circuits and Systems IMS
- CAST Enhances RISC-V Processor Line for Low-Power and Functional Safety Applications
Latest News
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer
- Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder