ARM's Lead Engineer Discusses Inexact Processing
Peter Clarke, EETimes
7/8/2013 09:25 AM EDT
Richard Grisenthwaite, lead processor architect with ARM, has said the company has thought about creating an inexact processor -- a processor that curtails precision to save power. The technique has echoes of fuzzy logic and probabilistic processing and uses reduced accuracy of multiplication and addition but manages the probability of errors building up.
Grisenthwaite, vice president of technology and an ARM Fellow, has been responsible for the ARM architecture for the last ten years or so. He is associated with the ARMv7 instruction set architecture and the Cortex range of processor cores, with the move to 64-bit computing with ARMv8, and the "big-little" strategy now being deployed in both ARMv7 and ARMv8. Big-little pairs a performance-optimized processor core (big) with a power-optimized core (little) and the software load is allowed to transition between them as part of a dynamic voltage and frequency scaling regime.
I met Grisenthwaite recently at an ARM-organized analysts' conference and so took the opportunity to ask him about inexact computing and the possibility of its deployment by ARM.
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- C-DAC partners with MosChip and Socionext for design of HPC Processor AUM based on Arm architecture
- Andes Technology Unveils the AndesCore™ D23, a Feature-Rich, Low-Power and Highly-Secured Entry-Level RISC-V Processor
- Andes Announces RISC-V Multicore 1024-bit Vector Processor: AX45MPV
- Join Andes at RISC-V Summit; Learn the Only ISO 26262 Fully-Compliant RISC-V CPU, the Latest Multicore 4-Way Out-Of-Order Processor & the Multicore 1024-bit Vector Processor
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer