One on one with lead designer of Cortex-A7
Dylan McGrath, EETimes
10/24/2011 7:46 PM EDT
The key to ARM Holdings plc's "big-little" dual core scheme is the ability to switch as quickly and seamlessly as possible between processing on the Cortex-A15 MPCore and the new Cortex-A7 core, according to Peter Greenhalgh, an ARM engineer who served as the lead designer on the A7.
"We've designed them so that you can transition really seamlessly and quickly and got the software to do it in a seamless way," Greenhalgh said in an interview last week in San Francisco.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- Interview: John Bourgoin, chairman and CEO of MIPS Technologies
- Interview: Chet Silvestri, CEO of ParthusCeva (by Matthew Clark, ElectricNews.Net)
- The CEO Interview: Eli Ayalon of DSP Group Inc.
- Interview - ARM: Asia to enjoy the highest growth in IC design (by Samson Yu, Taipei - Wen-Yu Lang, DigiTimes.com)
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools