Fast Processor Models of Latest Arm Cores Released by Imperas and Open Virtual Platforms (OVP)
Arm Cortex-A32, Cortex-A35, Cortex-A55, Cortex-A73, Cortex-A75 Models Available from Imperas and OVP to Accelerate Embedded Software Development
Oxford, United Kingdom, October 24th, 2017 - Imperas Software Ltd., the leader in high-performance software simulation and virtual platforms, announces the availability of models and virtual platforms for the Arm Cortex-A32, Cortex-A35, Cortex-A55, Cortex-A73, Cortex-A75 processors, including ARMv8.1 and ARMv8.2 support.
This extends the Imperas Open Virtual Platforms™ (OVP™) processor model library to over 180 models across a spectrum of IP vendors. Over 50 Arm cores are supported, including Cortex- A, Cortex-R and Cortex-M families.
The comprehensive Imperas virtual platform environment for embedded software development, debug and verification for Arm cores includes Fast Processor Models and Extendable Platform Kits™ (EPKs™), with high-performance simulation, software debug, verification, analysis, and profiling (VAP) tools, and OS (Linux) booting on the virtual platforms.
EPKs are virtual platforms (simulation models) of the target devices, including processor and peripheral models sufficient to boot an operating system. EPKs for bare metal and booting Linux are available for the new Arm models. EPK platforms are open source, so users can easily extend and customize the functionality, add new models, and modify existing models.
The Fast Processor Models for Arm cores work with Imperas and OVP simulators, delivering exceptional performance of hundreds of millions of instructions per second.
These models support Arm DynamiQ architectures (heterogeneous within ARM Cortex-A, and the successor of the Arm big.LITTLE architecture).
"With these new models of Arm processors, and our advanced virtual platform based software development solutions, users can accelerate embedded software debug, verification, analysis, profiling, and test for the latest SoCs and Arm based systems," said Simon Davidmann, president and CEO of Imperas.
The Imperas advanced software development solutions for multicore software development, verification, analysis, profiling and debug support the Arm models. Solutions span analytical tools for hardware-dependent software development, with OS- and CPU-aware debug, tracing, profiling, code coverage, memory analysis, and innovative 3-dimensional (temporal, spatial and abstraction) debug capabilities.
The models of the Arm processors, together with other OVP models, the OVP APIs and the OVPsim simulator, enable the building and customization of virtual platforms for custom SoC subsystems, full SoCs, and larger systems. These virtual platforms enable pre-silicon software development, accelerating software schedules, and enable more comprehensive testing, resulting in higher quality software.
For the latest list of Arm processor support, please see http://www.ovpworld.org/ARM.
About Imperas
For more information about Imperas, please see www.imperas.com.
Related Semiconductor IP
- Real-time Pixel Processor for Vision applications
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Tiny, Ultra-Low-Power Embedded RISC-V Processor
- Low-Power Embedded RISC-V Processor
- Enhanced-Processing Embedded RISC-V Processor
Related News
- C-DAC partners with MosChip and Socionext for design of HPC Processor AUM based on Arm architecture
- Mythic Acquires Videantis, One of Europe’s Leading Digital Processor IP Companies, to Build the World’s Most Energy-Efficient AI Compute Platform
- Announcing Arm Performix: Empowering developers with scalable performance for the age of AI agents
- Siemens hardware-assisted verification validates Arm AGI CPU for scalable agentic AI
Latest News
- SkyeChip Berhad Delivers 35.0% Net Profit Growth Ahead of Main Market Debut on 20 May 2026
- Quantum eMotion and JMEM TEK Sign Consortium Agreement to Accelerate Quantum-Resilient Semiconductor SoC Development
- Silvaco Announces Immediate Availability of Mixel MIPI C-PHY/D-PHY Combo IP on TSMC N2P Process
- BrainChip Strikes IP Licensing Deal with ASICLAND
- Arteris Technology Adopted by Li Auto for Intelligent Vehicles