Antrim, Xpedion to ink system-level tool deal
Antrim, Xpedion to ink system-level tool deal
By Stephan Ohr, EE Times
May 15, 2001 (4:46 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010514S0073
SCOTTS VALLEY, Calif. Antrim Design Systems and Xpedion Design Systems this week will announce a technology development agreement on analog and mixed-signal design tools. Under the terms of their agreement, Xpedion's RF simulation and modeling tools will be incorporated in Antrim's design and modeling framework. The companies believe this will produce a comprehensive design flow for RF and mixed-signal designs. The goal of the partnership is to provide system-level modeling for wireless systems like cell phones. "We want to simulate an entire system from RF input to audio output," said Richard Curtin, vice president of sales and marketing for Xpedion (Santa Clara, Calif.). As a first step, the companies will integrate the Xpedion GoldenGate family of RF modeling tools with Antrim's family of mixed-signal development tools. The Antrim-ACV will handle time-domain analysis, and Xpedion's GoldenGate will provide frequency-domain analy sis. While the initial marriage will produce a "glued" simulator one part simulating low-frequency analog, the other simulating high-frequency RF the vision calls for a totally integrated product, said Nelson Seiden, director of marketing for Antrim (Scotts Valley). Xpedion's GoldenGate uses neural net technology to generate RF models that can easily be integrated into a Verilog-A-based simulator, Seiden said, then into the Antrim-AMS simulator for full chip-level analysis. Antrim hopes to demonstrate the companies' glued simulator for the first time at the Microwave Technology and Techniques Symposium in Phoenix next week.
Related Semiconductor IP
- GPU
- V-by-One Verification IP
- AI model compression IP
- Hardware compressed memory IP for CXL devices and chip-to-chip links
- Hardware link (de)compression IP for die-to-die, chip-to-chip, and DRAM interfaces
Related News
- Jasper, AMD Ink Long-Term Formal Verification Deal
- Altera Launches Embedded Initiative with New System Level Integration Tool for Embedded Systems Configurability
- Apple, Samsung Reportedly Ink 14-nm Foundry Deal
- Webinar : USB 3.1 Gen2 Device Controller IP Core usage in Intel Quartus Prime Pro
Latest News
- TSMC Boosts 2026 Expansion Budget, Adds $100B to U.S. Investment
- ZeroPoint Technologies Announces ZeroStream
- TSMC Reports Second Quarter EPS of NT$27.25
- Rapidus and Cadence Partner on Agentic AI for Advanced SoC Design
- Defacto’s SoC Compiler Drastically Improved Productivity of L&T Semiconductor Technologies