Andes, First Mainstream CPU IP Provider to Adopt RISC-V, Expands Product Line with New 64bit Processor IP

Complete Solution Builds on the Customer-Proven AndesStar™ Infrastructure to Reduce Time to Market and Design Risk for Companies Designing 64-bit SoC Solutions

San Jose, California. – May 9, 2017 – Andes Technology Corporation, the leading Asia-based supplier of high performance, low-power, small embedded CPU cores serving 2-billion SoCs, today announced a new generation of the AndeStar™ architecture. In the process, Andes becomes the first mainstream CPU IP provider to adopt RISC-V, the open RISC Instruction Set Architecture (ISA) developed at the University of California Berkeley. Andes ISA, called AndeStar™ V5, supports 64-bits and the widely known RISC-V ISA as its subset and will bring the open, compact, and modular RISC-V into mainstream SoC applications.

The AndeStar infrastructure, evolved over the past 12 years includes advanced features such as CoDense™, PowerBrake, and StackSafe™, and application-specific architecture extensions such as Custom Extensions, DSP Extensions and Security Extensions, in addition to strong compiler optimizations for the optimal performance and code size. Adding 64-bit capabilities to Andes existing families of IP cores will satisfy new SoC’s requirement for addressing memory over 4GB in applications such as high capacity storages, large-scale networks, deep learning and AI systems. Leveraging Andes’ history of industry leading performance-to-power ratio, SoCs with AndeStar™ V5 based cores will be able to run efficiently at high frequency. For example, the new V5 AndesCore™ NX25 in a typical configuration will deliver over 1GHz (in “worst case” conditions) with area of only 67K gates and with power consumption as little as 17 µW/MHz in a TSMC 28nm process.

“Time-to-market is a major concern in every SoC design and one task that slows design progress is writing RTL code simply to integrate a collection of standard IP blocks and then spending an equal or greater amount of time verifying the new code” said Charlie Hong-Men Su, Ph.D., Andes Technology CTO and Senior Vice President of R&D. “With the new AndeStar™ V5 architecture, we provide a complete solution for 64-bit embedded SoC designs by bringing RISC-V compliance together with Andes’ successful line of AndeStar™ V3 IP cores, convenient features (such as CoDense, PowerBrake and StackSafe) and architecture extensions (such as Custom Extensions, DSP Extensions and Security Extensions), standard Andes IDE software toolchain with comprehensive extended features, SoC peripherals, hardware developing platforms, service and support. Collectively, this helps to satisfy needs of design teams by significantly improving the product quality and reducing time-to-market and risk for production-ready 64-bit SoC designs. When Andes started to plan AndeStar™ V5, we considered the full scope of supporting an extended ISA, enabling customers to leverage fertile RISC-V ecosystem while maintaining the strengths we accumulated over time.”

Availability
AndeStar™ V5 is available now, the first AndesCore™ based on AndeStar™ V5 – called the NX25 - will be available the third quarter of this year. Also available will be the AndeSight™ IDE that supports integrated development environment for AndeStar™ V5-based SoC, pre-integrated System Control Processor platform with a configurable interrupt controller with up to 1023 interrupt sources, Andes ADP-XC7 FPGA development board, and Andes High-value Service and Support.