Analysis: BDTI Certifies ARC's H.264 Performance
This month BDTI and silicon intellectual property licensor ARC International announced completion of BDTI Solution Certification™ of the H.264 decode performance of the ARC Video Subsystem. The ARC Video Subsystem, the first product to be certified under BDTI's Solution Certification Service, is a programmable subsystem capable of supporting multiple video standards. In certifying the solution, BDTI has independently verified its performance using proprietary BDTI bitstreams and metrics.
H.264 decoder solution performance is reported as the minimum clock rate required to decode BDTI's Primary Operating Point bitstream in real-time. The Primary Operating Point uses the following basic parameter settings: "D1" resolution (720 x 480 pixels), 30 frames per second, Baseline Profile, and a maximum bit rate of 1.5 Mbps.
Two important factors that affect the minimum clock rate required for real-time operation are the number of output "delay buffers" used and the performance of external (main) memory. In recognition of these factors, BDTI has chosen to present the minimum clock rate required by the ARC Video Subsystem for real-time operation for a number of output delay buffer sizes and a range of external memory access times (see Figure 1).
To read the full article, click here
Related Semiconductor IP
- H.264 - Efficient video compression for high-quality streaming and playback
- H264 ENCODER IIP
- H264 DECODER IIP
- H.264 Audio & Video Decoder IP
- Hardware RTP Stack for H.264 Stream Decapsulation
Related News
- Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5/3D Chip Designs
- Orthogone Technologies unveils major upgrade to its ULL FPGA Framework to push hardware performance and latency optimization to new heights
- Cycuity Introduces Static Security Analysis for Hardware Design Vulnerability Detection
- Xilinx ups Virtex support; ARC certifies design center
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms