Will analog foundry model work?
Danny Lam, EE Times
(11/03/2008 2:24 PM EST)
This commentary was contributed by Danny Lam, energy and semiconductor analyst at The Fairview Group Inc. (San Ramon, Calif.).
In theory, digital chips can be moved around from one manufacturing facility to another. For example, a chipset can be built at IBM, TSMC or even SMIC.
Because you can clone a ''mask set'' from the chip, the industry made that practice illegal via the Semiconductor Protection Act (SPA) in 1984. So, even though someone can steal your design and make it, selling it in any reasonable quantity on the open market is a dead end.
In the case of analog parts, the above considerations do not apply. Analog and mixed-signal parts are specific to individual production lines. Generally, they cannot be moved from one line to another without recalibrating the process from scratch.
(11/03/2008 2:24 PM EST)
This commentary was contributed by Danny Lam, energy and semiconductor analyst at The Fairview Group Inc. (San Ramon, Calif.).
In theory, digital chips can be moved around from one manufacturing facility to another. For example, a chipset can be built at IBM, TSMC or even SMIC.
Because you can clone a ''mask set'' from the chip, the industry made that practice illegal via the Semiconductor Protection Act (SPA) in 1984. So, even though someone can steal your design and make it, selling it in any reasonable quantity on the open market is a dead end.
In the case of analog parts, the above considerations do not apply. Analog and mixed-signal parts are specific to individual production lines. Generally, they cannot be moved from one line to another without recalibrating the process from scratch.
To read the full article, click here
Related Semiconductor IP
Related News
- Analog Bits to Join Intel Foundry Services Chip Design Ecosystem Expanding 3nm IP Offerings
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Carbon Design Systems Adds Co-Simulation Model Library to Expanding System-Level Validation Tool Suite
- Carbon Automates AXI Interconnect Model Creation
Latest News
- Baya Systems Expands to Japan to Support Next-Generation AI Semiconductor Design
- OpenTitan project kicks off the Peppermint integrated root-of-trust for area-constrained SoCs
- SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
- Perceptia Releases Design Kit for pPLL03 on Samsung Foundry 14LPU Platform
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications