AMD's CTO on 7nm, Chip Stacks
Papermaster calls for EUV ASAP
7/24/2017 00:31 AM EDT
SAN JOSE, Calif. — AMD is among chip designers getting an early taste of 7nm process technologies, said its chief technology officer. He called for accelerated work on wafer-level fan-out packaging and greater use of parallelism in EDA software.
To gear up for 7nm, “we had to literally double our efforts across foundry and design teams…It’s the toughest lift I’ve seen in a number of generations,” perhaps back to the introduction of copper interconnects, said Mark Papermaster, in a wide-ranging interview with EE Times.
The 7nm node requires new “CAD tools and [changes in] the way you architect the device [and] how you connect transistors—the implementation and tools change [as well as] the IT support you need to get through it,” he said.
To read the full article, click here
Related Semiconductor IP
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
Related News
- proteanTecs Launches Solution for System Production Analytics Based on Chip Telemetry
- Sofics Tapes Out Test Chip on TSMC 4nm Process with Novel ESD IP and Low-Power 1.8V and 3.3V GPIO Solutions
- Avery Dennison announces first-to-market integration of Pragmatic Semiconductor’s chip on a mass scale
- Cadence and Google Collaborate to Scale AI-Driven Chip Design with ChipStack AI Super Agent on Google Cloud
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B