QuickLogic to Showcase EOS™ S3 and eFPGA Solutions at Sensors Converge
SAN JOSE, Calif., May 5, 2026 -- QuickLogic Corporation (NASDAQ: QUIK) will showcase its EOS™ S3 SoC and eFPGA solutions at Sensors Converge 2026, taking place at the Santa Clara Convention Center. Attendees can visit Booth 1039 to see how developers can build always-on, ultra-low power sensor and voice-enabled systems with greater flexibility and faster time-to-market.
At the booth, QuickLogic will highlight the EOS™ S3, a fully integrated platform designed for concurrent voice, motion, environmental, and biometric sensing. With its built-in low-power sound detection, Arm® Cortex®-M4F processor, and embedded FPGA, the EOS™ S3 enables developers to implement custom hardware acceleration while minimizing power consumption—ideal for battery-operated and always-on applications.
Explore eFPGA IP:
Date: May 6 and 7, 2026
Booth: 1039
Exhibit Hours:
- Wednesday, May 6: 10:00 AM – 5:30 PM
- Thursday, May 7: 10:00 AM – 4:00 PM
About QuickLogic
QuickLogic Corporation is a fabless semiconductor company specializing in eFPGA Hard IP, Strategic Radiation Hardened and Antifuse FPGAs and ruggedized programmable logic solutions. QuickLogic's unique approach combines cutting-edge technology with open-source tools to deliver highly customizable, low-power solutions for aerospace and defense, industrial, computing, and consumer markets. For more information, visit www.quicklogic.com.
Related Semiconductor IP
- Radiation-Hardened eFPGA
- eFPGA Hard IP Generator
- eFPGA IP — Flexible Reconfigurable Logic Acceleration Core
- Heterogeneous eFPGA architecture with LUTs, DSPs, and BRAMs on GlobalFoundries GF12LP
- eFPGA on GlobalFoundries GF12LP
Related News
- QuickLogic, SparkFun and Crowd Supply Launch the SparkFun Thing Plus - QuickLogic EOS S3 Development Kit
- QuickLogic Announces Partnership with Aldec for eFPGA Simulation Flow
- C-SKY Microsystems Selects QuickLogic as Their Strategic eFPGA Partner by Signing Master Technology License Agreement
- QuickLogic Collaborates with ETH Zurich to Integrate eFPGA into PULP Platform
Latest News
- Arasan Chip Systems Announces Industry's First Sureboot™ Total 16-bit xSPI + PSRAM IP Solution
- Synopsys Advances Power and Performance for AI and Multi-Die Designs on Latest Samsung Foundry Processes at SAFE Forum 2026
- Cadence and Samsung Foundry Deepen 2nm and 3D‑IC Collaboration to Meet Surging AI Infrastructure and Physical AI Demand
- The European Commission awards Frontgrade Gaisler funding under the Horizon Europe, Space R&I Work Programme: “COSMIC7” a development for RISC-V 7nm Microprocessor for Space Applications
- BOS Semiconductors Appoints Former Intel and Samsung Foundry Executive Hong Hao as Strategic Advisor