Ambarella A6 Chip Platform Deployed by Harmonic
Ambarella A6 supports multiple-screen delivery and adaptive streaming in Adobe, Apple, Microsoft formats with HD/SD MPEG-2/H.264 transcoding and transrating.
SANTA CLARA, CALIF. -- September 8, 2010 -- Ambarella, Inc., a leader in low-power, high-definition video compression and image processing semiconductors, has announced that Harmonic Inc. is utilizing Ambarella’s A6 semiconductor platform. First introduced last year, the A6’s small footprint, low power and flexible multi-streaming architecture enable a new class of high-density high-quality systems that use a fraction of the power and space compared to traditional solutions.
"Harmonic is a leading provider of video delivery solutions to any device, and our strong relationship with Ambarella facilitates development of best-in-class video processing technologies," said Jean-Christophe Morizur, Senior Director of Broadcast Headend Products at Harmonic Inc.
“Operators are searching for solutions to keep up with an increasing number of formats and new stream delivery into mobile and IP but without compromising video quality,“ said Fermi Wang, CEO of Ambarella, Inc. “The A6 platform is a scalable and flexible platform to meet these evolving requirements.“
Ambarella A6 Features
The A6 supports 1080p60 encode and full HD MPEG-2 and H.264 BL/MP/HP transcoding using full decode and re-encode with rate-distortion-optimization (RDO) and 3D motion compensated temporal filter (MCTF) noise reduction to ensure highest compression efficiency. A6 requires 32-bit DDR for the full feature set allowing for up to 24 HD channels of H.264 encode in 1RU. The software architecture supports multiple input and output streams with on-the-fly configuration of resolution, frame rate, and quality for 3-screen/many-screen delivery and adaptive/smooth streaming with support for the Adobe, Apple and Microsoft formats.
The A6 SDK offers a rich feature set and flexible ARM API’s allow for developer differentiation and tuning. The multi-streaming software architecture supports virtually any combination of inputs and outputs while preserving PTS throughput the system and managing discontinuities and meta data. In addition to encode and transcode functionality, the A6 SDK adds rateshaping, splicing, overlays, and ad insertion. A wide range of coding modes allow on-the-fly changes of GOP, resolution, profile, and quality. Other features include 3D, scene detection, telecine handling, F-code assessment and advanced rate control.
Pricing and Availability
The A6 chip and A6 SDK with latest transcoding capabilities are shipping to qualified companies. Pricing information can be obtained directly from Ambarella.
The URL for this release is: http://www.ambarella.com/news/press_releases
The URL for a product brief is: http://www.ambarella.com/uploads/docs/A6-product-brief.pdf
About Ambarella
Ambarella is a technology leader in low-power, high-definition video compression and image processing semiconductors. Ambarella products are helping to define a new class of hybrid digital cameras that bring consumers unmatched high-definition video and digital still images together in one device. Many cameras and camcorders from top brands have been shipping worldwide using Ambarella SoC’s. Ambarella technology is also widely used in broadcasting and a high amount of TV programming worldwide is transmitted using Ambarella compression chips. Additionally, Ambarella SoCs are well-suited to drive the latest generation of high-definition security IP cameras, and volume production shipments have been deployed world-wide. For more information about Ambarella, please visit http://www.ambarella.com.
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- ChipAgents Raises $74M to Scale an Agentic AI Platform to Accelerate Chip Design
- GlobalFoundries and RAAAM Memory Technologies announce the joint development of next-generation GCRAM technology and test chip on FDX platform
- Ambarella licenses the World's First Standard SD MMC 4.0 Host Controller IP core from Arasan Chip Systems
- Arasan launches Worlds first CE-ATA Host Controller IP core; Ambarella the first licencee
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools